1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.033020 # Number of seconds simulated
sim_ticks 33019504000 # Number of ticks simulated
final_tick 33019504000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 123822 # Simulator instruction rate (inst/s)
host_op_rate 158353 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 57659893 # Simulator tick rate (ticks/s)
host_mem_usage 322352 # Number of bytes of host memory used
host_seconds 572.66 # Real time elapsed on the host
sim_insts 70907629 # Number of instructions simulated
sim_ops 90682584 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.inst 588736 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 2517376 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.l2cache.prefetcher 6201600 # Number of bytes read from this memory
system.physmem.bytes_read::total 9307712 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 588736 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 588736 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 6262016 # Number of bytes written to this memory
system.physmem.bytes_written::total 6262016 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 9199 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 39334 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.l2cache.prefetcher 96900 # Number of read requests responded to by this memory
system.physmem.num_reads::total 145433 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 97844 # Number of write requests responded to by this memory
system.physmem.num_writes::total 97844 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 17829947 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 76239062 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.l2cache.prefetcher 187816268 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 281885276 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 17829947 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 17829947 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 189645974 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 189645974 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 189645974 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 17829947 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 76239062 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.l2cache.prefetcher 187816268 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 471531250 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 145433 # Number of read requests accepted
system.physmem.writeReqs 97844 # Number of write requests accepted
system.physmem.readBursts 145433 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 97844 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 9300480 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 7232 # Total number of bytes read from write queue
system.physmem.bytesWritten 6260352 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 9307712 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 6262016 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 113 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 6 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 9146 # Per bank write bursts
system.physmem.perBankRdBursts::1 9381 # Per bank write bursts
system.physmem.perBankRdBursts::2 9349 # Per bank write bursts
system.physmem.perBankRdBursts::3 9489 # Per bank write bursts
system.physmem.perBankRdBursts::4 9691 # Per bank write bursts
system.physmem.perBankRdBursts::5 9742 # Per bank write bursts
system.physmem.perBankRdBursts::6 9065 # Per bank write bursts
system.physmem.perBankRdBursts::7 9033 # Per bank write bursts
system.physmem.perBankRdBursts::8 9160 # Per bank write bursts
system.physmem.perBankRdBursts::9 8585 # Per bank write bursts
system.physmem.perBankRdBursts::10 8818 # Per bank write bursts
system.physmem.perBankRdBursts::11 8754 # Per bank write bursts
system.physmem.perBankRdBursts::12 8666 # Per bank write bursts
system.physmem.perBankRdBursts::13 8713 # Per bank write bursts
system.physmem.perBankRdBursts::14 8726 # Per bank write bursts
system.physmem.perBankRdBursts::15 9002 # Per bank write bursts
system.physmem.perBankWrBursts::0 5993 # Per bank write bursts
system.physmem.perBankWrBursts::1 6194 # Per bank write bursts
system.physmem.perBankWrBursts::2 6159 # Per bank write bursts
system.physmem.perBankWrBursts::3 6198 # Per bank write bursts
system.physmem.perBankWrBursts::4 6133 # Per bank write bursts
system.physmem.perBankWrBursts::5 6325 # Per bank write bursts
system.physmem.perBankWrBursts::6 6074 # Per bank write bursts
system.physmem.perBankWrBursts::7 6046 # Per bank write bursts
system.physmem.perBankWrBursts::8 6012 # Per bank write bursts
system.physmem.perBankWrBursts::9 6139 # Per bank write bursts
system.physmem.perBankWrBursts::10 6243 # Per bank write bursts
system.physmem.perBankWrBursts::11 5934 # Per bank write bursts
system.physmem.perBankWrBursts::12 6049 # Per bank write bursts
system.physmem.perBankWrBursts::13 6103 # Per bank write bursts
system.physmem.perBankWrBursts::14 6164 # Per bank write bursts
system.physmem.perBankWrBursts::15 6052 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 33019298500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 145433 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 97844 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 47136 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 46826 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 17078 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 9801 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 6398 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 5373 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 4750 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 4278 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 3551 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 94 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 29 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 5 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 1117 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 1152 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 1935 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 2597 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 3403 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 4356 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 5168 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 5608 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 5930 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 6190 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 6581 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 7181 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 7838 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 8811 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 8277 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 7722 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 7174 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 6437 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 233 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 72 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 23 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 8 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 10 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 4 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 88783 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 175.237151 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 110.501041 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 239.251674 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 52191 58.78% 58.78% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 22671 25.54% 84.32% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 4463 5.03% 89.35% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 1678 1.89% 91.24% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 979 1.10% 92.34% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 876 0.99% 93.33% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 737 0.83% 94.16% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 796 0.90% 95.05% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 4392 4.95% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 88783 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 5909 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 24.589101 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::gmean 21.077809 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 187.247746 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-511 5908 99.98% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::14336-14847 1 0.02% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 5909 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 5909 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 16.554070 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 16.510446 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 1.278697 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16 4738 80.18% 80.18% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::17 25 0.42% 80.61% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::18 725 12.27% 92.88% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::19 165 2.79% 95.67% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20 107 1.81% 97.48% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::21 76 1.29% 98.76% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::22 36 0.61% 99.37% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::23 24 0.41% 99.78% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24 8 0.14% 99.92% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::25 4 0.07% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::28 1 0.02% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 5909 # Writes before turning the bus around for reads
system.physmem.totQLat 7598607995 # Total ticks spent queuing
system.physmem.totMemAccLat 10323357995 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 726600000 # Total ticks spent in databus transfers
system.physmem.avgQLat 52288.80 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 71038.80 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 281.67 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 189.60 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 281.89 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 189.65 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 3.68 # Data bus utilization in percentage
system.physmem.busUtilRead 2.20 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 1.48 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.61 # Average read queue length when enqueuing
system.physmem.avgWrQLen 24.57 # Average write queue length when enqueuing
system.physmem.readRowHits 118226 # Number of row buffer hits during reads
system.physmem.writeRowHits 36119 # Number of row buffer hits during writes
system.physmem.readRowHitRate 81.36 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 36.91 # Row buffer hit rate for writes
system.physmem.avgGap 135727.17 # Average gap between requests
system.physmem.pageHitRate 63.47 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 342362160 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 186804750 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 583720800 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 318193920 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 2156294400 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 11787255720 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 9468687000 # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy 24843318750 # Total energy per rank (pJ)
system.physmem_0.averagePower 752.509165 # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE 15653624306 # Time in different power states
system.physmem_0.memoryStateTime::REF 1102400000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_0.memoryStateTime::ACT 16257963444 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem_1.actEnergy 328376160 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 179173500 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 549010800 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 315414000 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 2156294400 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 11313288180 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 9884473500 # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy 24726030540 # Total energy per rank (pJ)
system.physmem_1.averagePower 748.955517 # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE 16351310453 # Time in different power states
system.physmem_1.memoryStateTime::REF 1102400000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_1.memoryStateTime::ACT 15560341797 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.cpu.branchPred.lookups 17204705 # Number of BP lookups
system.cpu.branchPred.condPredicted 11516912 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 648025 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 9345879 # Number of BTB lookups
system.cpu.branchPred.BTBHits 7673903 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 82.110019 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 1872530 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 101564 # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.dtb.walker.walks 0 # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.itb.walker.walks 0 # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 1946 # Number of system calls
system.cpu.numCycles 66039009 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles 4981802 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 88178088 # Number of instructions fetch has processed
system.cpu.fetch.Branches 17204705 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 9546433 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 59635234 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 1322107 # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles 4931 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 42 # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles 10977 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 22758925 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 68935 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 65294039 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 1.709071 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 1.292735 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 19515211 29.89% 29.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 8274054 12.67% 42.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 9196195 14.08% 56.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 28308579 43.36% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 65294039 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.260523 # Number of branch fetches per cycle
system.cpu.fetch.rate 1.335242 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 8590503 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 19016582 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 31530881 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 5663983 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 492090 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 3178633 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 170869 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 101389113 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 3042046 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 492090 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 13367671 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 5222790 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 763292 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 32193949 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 13254247 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 99181436 # Number of instructions processed by rename
system.cpu.rename.SquashedInsts 981589 # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents 3720885 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 53337 # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents 4029509 # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents 5185175 # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands 103906436 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 457606733 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 115387380 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 550 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 93629226 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 10277210 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 18665 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 18651 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 12765420 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 24319642 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 21987038 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 1312197 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 2209009 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 98145273 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 34526 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 94858951 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 691771 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 7393055 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 20168064 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 740 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 65294039 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.452796 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.148580 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 17159256 26.28% 26.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 17193875 26.33% 52.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 17194261 26.33% 78.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 11711028 17.94% 96.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 2034625 3.12% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 994 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 65294039 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 6670808 22.11% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 41 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 11293243 37.42% 59.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 12213472 40.47% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 49494148 52.18% 52.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 89879 0.09% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 31 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 7 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 52.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 24035201 25.34% 77.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 21239685 22.39% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 94858951 # Type of FU issued
system.cpu.iq.rate 1.436408 # Inst issue rate
system.cpu.iq.fu_busy_cnt 30177564 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.318131 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 285881069 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 105584154 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 93463006 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 207 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 248 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 57 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 125036397 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 118 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 1353483 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 1453380 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 2068 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 11797 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 1431300 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 120407 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 169543 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 492090 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 617243 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 370435 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 98189662 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 24319642 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 21987038 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 18606 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 1603 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 365951 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 11797 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 302833 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 221503 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 524336 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 93942350 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 23727911 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 916601 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 9863 # number of nop insts executed
system.cpu.iew.exec_refs 44710370 # number of memory reference insts executed
system.cpu.iew.exec_branches 14251746 # Number of branches executed
system.cpu.iew.exec_stores 20982459 # Number of stores executed
system.cpu.iew.exec_rate 1.422528 # Inst execution rate
system.cpu.iew.wb_sent 93584307 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 93463063 # cumulative count of insts written-back
system.cpu.iew.wb_producers 44927637 # num instructions producing a value
system.cpu.iew.wb_consumers 76497349 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.415271 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.587310 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 6519180 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 33786 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 479062 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 64238392 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.411744 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.175817 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 30786432 47.93% 47.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 16709618 26.01% 73.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 4274980 6.65% 80.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 4124415 6.42% 87.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 1949899 3.04% 90.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 1296449 2.02% 92.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 706597 1.10% 93.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 586126 0.91% 94.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 3803876 5.92% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 64238392 # Number of insts commited each cycle
system.cpu.commit.committedInsts 70913181 # Number of instructions committed
system.cpu.commit.committedOps 90688136 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 43422000 # Number of memory references committed
system.cpu.commit.loads 22866262 # Number of loads committed
system.cpu.commit.membars 15920 # Number of memory barriers committed
system.cpu.commit.branches 13741485 # Number of branches committed
system.cpu.commit.fp_insts 56 # Number of committed floating point instructions.
system.cpu.commit.int_insts 81528487 # Number of committed integer instructions.
system.cpu.commit.function_calls 1679850 # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu 47186010 52.03% 52.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult 80119 0.09% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc 7 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 52.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead 22866262 25.21% 77.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite 20555738 22.67% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total 90688136 # Class of committed instruction
system.cpu.commit.bw_lim_events 3803876 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 157616533 # The number of ROB reads
system.cpu.rob.rob_writes 195472136 # The number of ROB writes
system.cpu.timesIdled 23660 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 744970 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 70907629 # Number of Instructions Simulated
system.cpu.committedOps 90682584 # Number of Ops (including micro ops) Simulated
system.cpu.cpi 0.931339 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.931339 # CPI: Total CPI of All Threads
system.cpu.ipc 1.073723 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.073723 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 102238235 # number of integer regfile reads
system.cpu.int_regfile_writes 56792997 # number of integer regfile writes
system.cpu.fp_regfile_reads 36 # number of floating regfile reads
system.cpu.fp_regfile_writes 21 # number of floating regfile writes
system.cpu.cc_regfile_reads 345997909 # number of cc regfile reads
system.cpu.cc_regfile_writes 38804494 # number of cc regfile writes
system.cpu.misc_regfile_reads 44208348 # number of misc regfile reads
system.cpu.misc_regfile_writes 31840 # number of misc regfile writes
system.cpu.dcache.tags.replacements 485280 # number of replacements
system.cpu.dcache.tags.tagsinuse 510.769602 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 40441610 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 485792 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 83.248818 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 148406000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 510.769602 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.997597 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.997597 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 58 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 454 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 84635072 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 84635072 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data 21513403 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 21513403 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 18834640 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 18834640 # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data 62245 # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total 62245 # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 15379 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 15379 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 15919 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 15919 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 40348043 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 40348043 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 40410288 # number of overall hits
system.cpu.dcache.overall_hits::total 40410288 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 550665 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 550665 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 1015261 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 1015261 # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data 66581 # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total 66581 # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 547 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 547 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 1565926 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 1565926 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 1632507 # number of overall misses
system.cpu.dcache.overall_misses::total 1632507 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 8659099753 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 8659099753 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 14372727937 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 14372727937 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 4891750 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 4891750 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 23031827690 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 23031827690 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 23031827690 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 23031827690 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 22064068 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 22064068 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 19849901 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 19849901 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data 128826 # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total 128826 # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 15926 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 15926 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 15919 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 15919 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 41913969 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 41913969 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 42042795 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 42042795 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.024958 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.024958 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.051147 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.051147 # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.516829 # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total 0.516829 # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.034346 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.034346 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.037360 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.037360 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.038830 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.038830 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15724.805014 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15724.805014 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 14156.682801 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14156.682801 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 8942.870201 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 8942.870201 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14708.120109 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14708.120109 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 14108.256620 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14108.256620 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 24 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 2883834 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 4 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 127457 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 6 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 22.625937 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 264417 # number of writebacks
system.cpu.dcache.writebacks::total 264417 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 250985 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 250985 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 866735 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 866735 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 547 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 547 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 1117720 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 1117720 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 1117720 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 1117720 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 299680 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 299680 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 148526 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 148526 # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 37597 # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total 37597 # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 448206 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 448206 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 485803 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 485803 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2833367604 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 2833367604 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2154211948 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 2154211948 # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 1934780357 # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 1934780357 # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4987579552 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4987579552 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 6922359909 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 6922359909 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.013582 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.013582 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.007482 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.007482 # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.291843 # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.291843 # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.010693 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.010693 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.011555 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.011555 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 9454.643633 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 9454.643633 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 14503.938354 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14503.938354 # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 51461.030322 # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 51461.030322 # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11127.873237 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11127.873237 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14249.314864 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14249.314864 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.tags.replacements 322868 # number of replacements
system.cpu.icache.tags.tagsinuse 510.284584 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 22426703 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 323380 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 69.350928 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 1086653000 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 510.284584 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.996650 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.996650 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 91 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 56 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 7 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3 351 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4 7 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 45841045 # Number of tag accesses
system.cpu.icache.tags.data_accesses 45841045 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 22426703 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 22426703 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 22426703 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 22426703 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 22426703 # number of overall hits
system.cpu.icache.overall_hits::total 22426703 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 332124 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 332124 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 332124 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 332124 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 332124 # number of overall misses
system.cpu.icache.overall_misses::total 332124 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 3299467842 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 3299467842 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 3299467842 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 3299467842 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 3299467842 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 3299467842 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 22758827 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 22758827 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 22758827 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 22758827 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 22758827 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 22758827 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.014593 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.014593 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.014593 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.014593 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.014593 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.014593 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 9934.445695 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 9934.445695 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 9934.445695 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 9934.445695 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 9934.445695 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 9934.445695 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 226617 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 46 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 14091 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 2 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 16.082393 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 23 # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 8733 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 8733 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 8733 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 8733 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 8733 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 8733 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 323391 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 323391 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 323391 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 323391 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 323391 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 323391 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 2699093031 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 2699093031 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 2699093031 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 2699093031 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 2699093031 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 2699093031 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.014209 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.014209 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.014209 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.014209 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.014209 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.014209 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 8346.221852 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 8346.221852 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 8346.221852 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 8346.221852 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 8346.221852 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 8346.221852 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.prefetcher.num_hwpf_issued 812320 # number of hwpf issued
system.cpu.l2cache.prefetcher.pfIdentified 826786 # number of prefetch candidates identified
system.cpu.l2cache.prefetcher.pfBufferHit 12696 # number of redundant prefetches already in prefetch queue
system.cpu.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped
system.cpu.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size
system.cpu.l2cache.prefetcher.pfSpanPage 79190 # number of prefetches not generated due to page crossing
system.cpu.l2cache.tags.replacements 129572 # number of replacements
system.cpu.l2cache.tags.tagsinuse 16081.031642 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 872493 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 145853 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 5.982002 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 12593.782282 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 1433.951130 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 1938.685438 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 114.612791 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.768663 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.087521 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.118328 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.006995 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.981508 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1022 28 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1024 16253 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::1 7 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::2 2 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::3 15 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::4 4 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 158 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 2807 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 11875 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 526 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 887 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1022 0.001709 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.992004 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 17471961 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 17471961 # Number of data accesses
system.cpu.l2cache.ReadReq_hits::cpu.inst 314144 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 305991 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 620135 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 264417 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 264417 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 5 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 5 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 137166 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 137166 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 314144 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 443157 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 757301 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 314144 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 443157 # number of overall hits
system.cpu.l2cache.overall_hits::total 757301 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 9232 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 31234 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 40466 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data 6 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 6 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 11401 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 11401 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 9232 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 42635 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 51867 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 9232 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 42635 # number of overall misses
system.cpu.l2cache.overall_misses::total 51867 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 649699988 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2574698315 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 3224398303 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1168450243 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 1168450243 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 649699988 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 3743148558 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 4392848546 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 649699988 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 3743148558 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 4392848546 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 323376 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 337225 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 660601 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 264417 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 264417 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 11 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 11 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 148567 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 148567 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 323376 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 485792 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 809168 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 323376 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 485792 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 809168 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.028549 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.092621 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.061256 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.545455 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.545455 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.076740 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.076740 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.028549 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.087764 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.064099 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.028549 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.087764 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.064099 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 70374.782062 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 82432.551546 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 79681.666164 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 102486.645294 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 102486.645294 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 70374.782062 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 87795.204832 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 84694.479071 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 70374.782062 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 87795.204832 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 84694.479071 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 97844 # number of writebacks
system.cpu.l2cache.writebacks::total 97844 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 33 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 152 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 185 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_hits::cpu.data 3161 # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_hits::total 3161 # number of ReadExReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 33 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 3313 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 3346 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 33 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 3313 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 3346 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 9199 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 31082 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 40281 # number of ReadReq MSHR misses
system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 112599 # number of HardPFReq MSHR misses
system.cpu.l2cache.HardPFReq_mshr_misses::total 112599 # number of HardPFReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 6 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 6 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 8240 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 8240 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 9199 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 39322 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 48521 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 9199 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 39322 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 112599 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 161120 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 569300762 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2303617903 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2872918665 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 11396158527 # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 11396158527 # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 39006 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 39006 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 539005297 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 539005297 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 569300762 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 2842623200 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 3411923962 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 569300762 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 2842623200 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 11396158527 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 14808082489 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.028447 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.092170 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.060976 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.545455 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.545455 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.055463 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.055463 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.028447 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.080944 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.059964 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.028447 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.080944 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.199118 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 61887.244483 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 74114.210894 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 71321.930066 # average ReadReq mshr miss latency
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 101210.121999 # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 101210.121999 # average HardPFReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 6501 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 6501 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 65413.264199 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 65413.264199 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 61887.244483 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 72290.910940 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 70318.500484 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 61887.244483 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 72290.910940 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 101210.121999 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 91907.165398 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.toL2Bus.trans_dist::ReadReq 660616 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp 660616 # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback 264417 # Transaction distribution
system.cpu.toL2Bus.trans_dist::HardPFReq 169278 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq 11 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp 11 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 148567 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 148567 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 646767 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1236023 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 1882790 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 20696064 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 48013376 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total 68709440 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops 169293 # Total snoops (count)
system.cpu.toL2Bus.snoop_fanout::samples 1242889 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean 5.136197 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev 0.342998 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::3 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::4 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::5 1073611 86.38% 86.38% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::6 169278 13.62% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value 5 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value 6 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total 1242889 # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy 801222500 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 2.4 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 486660171 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 1.5 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 734282302 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 2.2 # Layer utilization (%)
system.membus.trans_dist::ReadReq 137181 # Transaction distribution
system.membus.trans_dist::ReadResp 137181 # Transaction distribution
system.membus.trans_dist::Writeback 97844 # Transaction distribution
system.membus.trans_dist::UpgradeReq 6 # Transaction distribution
system.membus.trans_dist::UpgradeResp 6 # Transaction distribution
system.membus.trans_dist::ReadExReq 8252 # Transaction distribution
system.membus.trans_dist::ReadExResp 8252 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 388722 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 388722 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 15569728 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 15569728 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 0 # Total snoops (count)
system.membus.snoop_fanout::samples 243283 # Request fanout histogram
system.membus.snoop_fanout::mean 0 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 243283 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 0 # Request fanout histogram
system.membus.snoop_fanout::total 243283 # Request fanout histogram
system.membus.reqLayer0.occupancy 1077095188 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 3.3 # Layer utilization (%)
system.membus.respLayer1.occupancy 1335208239 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 4.0 # Layer utilization (%)
---------- End Simulation Statistics ----------
|