blob: f9d46e35610adc6c4b3cabeff020ae36db9e193c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.025579 # Number of seconds simulated
sim_ticks 25578679000 # Number of ticks simulated
final_tick 25578679000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 106593 # Simulator instruction rate (inst/s)
host_op_rate 151269 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 38451628 # Simulator tick rate (ticks/s)
host_mem_usage 298528 # Number of bytes of host memory used
host_seconds 665.22 # Real time elapsed on the host
sim_insts 70907629 # Number of instructions simulated
sim_ops 100626876 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 298112 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 7943552 # Number of bytes read from this memory
system.physmem.bytes_read::total 8241664 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 298112 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 298112 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 5372288 # Number of bytes written to this memory
system.physmem.bytes_written::total 5372288 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 4658 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 124118 # Number of read requests responded to by this memory
system.physmem.num_reads::total 128776 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 83942 # Number of write requests responded to by this memory
system.physmem.num_writes::total 83942 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 11654707 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 310553645 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 322208352 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 11654707 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 11654707 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 210029924 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 210029924 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 210029924 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 11654707 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 310553645 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 532238275 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 128777 # Total number of read requests seen
system.physmem.writeReqs 83942 # Total number of write requests seen
system.physmem.cpureqs 213038 # Reqs generatd by CPU via cache - shady
system.physmem.bytesRead 8241664 # Total number of bytes read from memory
system.physmem.bytesWritten 5372288 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 8241664 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 5372288 # bytesWritten derated as per pkt->getSize()
system.physmem.servicedByWrQ 2 # Number of read reqs serviced by write Q
system.physmem.neitherReadNorWrite 319 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 7977 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 8192 # Track reads on a per bank basis
system.physmem.perBankRdReqs::2 8064 # Track reads on a per bank basis
system.physmem.perBankRdReqs::3 8161 # Track reads on a per bank basis
system.physmem.perBankRdReqs::4 8170 # Track reads on a per bank basis
system.physmem.perBankRdReqs::5 8108 # Track reads on a per bank basis
system.physmem.perBankRdReqs::6 8006 # Track reads on a per bank basis
system.physmem.perBankRdReqs::7 8047 # Track reads on a per bank basis
system.physmem.perBankRdReqs::8 7997 # Track reads on a per bank basis
system.physmem.perBankRdReqs::9 7986 # Track reads on a per bank basis
system.physmem.perBankRdReqs::10 7994 # Track reads on a per bank basis
system.physmem.perBankRdReqs::11 8126 # Track reads on a per bank basis
system.physmem.perBankRdReqs::12 8035 # Track reads on a per bank basis
system.physmem.perBankRdReqs::13 7981 # Track reads on a per bank basis
system.physmem.perBankRdReqs::14 7987 # Track reads on a per bank basis
system.physmem.perBankRdReqs::15 7944 # Track reads on a per bank basis
system.physmem.perBankWrReqs::0 5142 # Track writes on a per bank basis
system.physmem.perBankWrReqs::1 5262 # Track writes on a per bank basis
system.physmem.perBankWrReqs::2 5208 # Track writes on a per bank basis
system.physmem.perBankWrReqs::3 5207 # Track writes on a per bank basis
system.physmem.perBankWrReqs::4 5324 # Track writes on a per bank basis
system.physmem.perBankWrReqs::5 5372 # Track writes on a per bank basis
system.physmem.perBankWrReqs::6 5324 # Track writes on a per bank basis
system.physmem.perBankWrReqs::7 5328 # Track writes on a per bank basis
system.physmem.perBankWrReqs::8 5262 # Track writes on a per bank basis
system.physmem.perBankWrReqs::9 5277 # Track writes on a per bank basis
system.physmem.perBankWrReqs::10 5311 # Track writes on a per bank basis
system.physmem.perBankWrReqs::11 5350 # Track writes on a per bank basis
system.physmem.perBankWrReqs::12 5167 # Track writes on a per bank basis
system.physmem.perBankWrReqs::13 5124 # Track writes on a per bank basis
system.physmem.perBankWrReqs::14 5132 # Track writes on a per bank basis
system.physmem.perBankWrReqs::15 5152 # Track writes on a per bank basis
system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry
system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry
system.physmem.totGap 25578660500 # Total gap between requests
system.physmem.readPktSize::0 0 # Categorize read packet sizes
system.physmem.readPktSize::1 0 # Categorize read packet sizes
system.physmem.readPktSize::2 0 # Categorize read packet sizes
system.physmem.readPktSize::3 0 # Categorize read packet sizes
system.physmem.readPktSize::4 0 # Categorize read packet sizes
system.physmem.readPktSize::5 0 # Categorize read packet sizes
system.physmem.readPktSize::6 128777 # Categorize read packet sizes
system.physmem.writePktSize::0 0 # Categorize write packet sizes
system.physmem.writePktSize::1 0 # Categorize write packet sizes
system.physmem.writePktSize::2 0 # Categorize write packet sizes
system.physmem.writePktSize::3 0 # Categorize write packet sizes
system.physmem.writePktSize::4 0 # Categorize write packet sizes
system.physmem.writePktSize::5 0 # Categorize write packet sizes
system.physmem.writePktSize::6 83942 # Categorize write packet sizes
system.physmem.rdQLenPdf::0 70048 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 56559 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 2088 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 69 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 11 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 3552 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 3640 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 3647 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 3648 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 3650 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 3650 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 3650 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 3650 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 3650 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 3650 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 3650 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 3650 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 3650 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 3650 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 3650 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 3649 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 3649 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 3649 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 3649 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 3649 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 3649 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 3649 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 3649 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 98 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 10 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 3 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
system.physmem.totQLat 3210060500 # Total cycles spent in queuing delays
system.physmem.totMemAccLat 5252104250 # Sum of mem lat for all requests
system.physmem.totBusLat 643875000 # Total cycles spent in databus access
system.physmem.totBankLat 1398168750 # Total cycles spent in bank access
system.physmem.avgQLat 24927.67 # Average queueing delay per request
system.physmem.avgBankLat 10857.45 # Average bank access latency per request
system.physmem.avgBusLat 5000.00 # Average bus latency per request
system.physmem.avgMemAccLat 40785.12 # Average memory access latency
system.physmem.avgRdBW 322.21 # Average achieved read bandwidth in MB/s
system.physmem.avgWrBW 210.03 # Average achieved write bandwidth in MB/s
system.physmem.avgConsumedRdBW 322.21 # Average consumed read bandwidth in MB/s
system.physmem.avgConsumedWrBW 210.03 # Average consumed write bandwidth in MB/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s
system.physmem.busUtil 4.16 # Data bus utilization in percentage
system.physmem.avgRdQLen 0.21 # Average read queue length over time
system.physmem.avgWrQLen 9.59 # Average write queue length over time
system.physmem.readRowHits 116755 # Number of row buffer hits during reads
system.physmem.writeRowHits 52878 # Number of row buffer hits during writes
system.physmem.readRowHitRate 90.67 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 62.99 # Row buffer hit rate for writes
system.physmem.avgGap 120246.24 # Average gap between requests
system.cpu.branchPred.lookups 16623550 # Number of BP lookups
system.cpu.branchPred.condPredicted 12760225 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 602776 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 10462790 # Number of BTB lookups
system.cpu.branchPred.BTBHits 7764993 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 74.215319 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 1825730 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 113390 # Number of incorrect RAS predictions.
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 1946 # Number of system calls
system.cpu.numCycles 51157359 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles 12528196 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 85178151 # Number of instructions fetch has processed
system.cpu.fetch.Branches 16623550 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 9590723 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 21186766 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 2362966 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 10580824 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 65 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 592 # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles 53 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 11675240 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 179625 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 46030286 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.591135 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.335079 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 24863758 54.02% 54.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 2136664 4.64% 58.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 1964751 4.27% 62.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 2042058 4.44% 67.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 1465237 3.18% 70.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 1378794 3.00% 73.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 958007 2.08% 75.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 1192757 2.59% 78.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 10028260 21.79% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 46030286 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.324949 # Number of branch fetches per cycle
system.cpu.fetch.rate 1.665022 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 14611843 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 8929429 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 19464778 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 1393400 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 1630836 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 3329843 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 104767 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 116826409 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 364015 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 1630836 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 16323672 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 2560343 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 881200 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 19095931 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 5538304 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 114955778 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 134 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 16357 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 4684077 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 269 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 115266627 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 529628092 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 529622760 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 5332 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 99132672 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 16133955 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 20202 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 20198 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 13085199 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 29620303 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 22433978 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 3897320 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 4410132 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 111515414 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 35833 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 107233709 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 271611 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 10777789 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 25822592 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 2047 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 46030286 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 2.329634 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.987559 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 10772482 23.40% 23.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 8089494 17.57% 40.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 7436899 16.16% 57.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 7132502 15.50% 72.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 5411548 11.76% 84.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 3908660 8.49% 92.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 1839023 4.00% 96.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 868143 1.89% 98.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 571535 1.24% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 46030286 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 112260 4.55% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 1357456 55.03% 59.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 996870 40.41% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 56624482 52.80% 52.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 91603 0.09% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 187 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 7 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 28897893 26.95% 79.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 21619537 20.16% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 107233709 # Type of FU issued
system.cpu.iq.rate 2.096154 # Inst issue rate
system.cpu.iq.fu_busy_cnt 2466586 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.023002 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 263235386 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 122356888 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 105553525 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 515 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 808 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 170 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 109700035 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 260 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 2179098 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 2313195 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 6752 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 29821 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 1878240 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 31 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 512 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 1630836 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 1047773 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 45606 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 111560996 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 293586 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 29620303 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 22433978 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 19913 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 6800 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 5244 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 29821 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 391475 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 181717 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 573192 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 106207305 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 28598865 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 1026404 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 9749 # number of nop insts executed
system.cpu.iew.exec_refs 49933799 # number of memory reference insts executed
system.cpu.iew.exec_branches 14599943 # Number of branches executed
system.cpu.iew.exec_stores 21334934 # Number of stores executed
system.cpu.iew.exec_rate 2.076090 # Inst execution rate
system.cpu.iew.wb_sent 105772568 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 105553695 # cumulative count of insts written-back
system.cpu.iew.wb_producers 53290851 # num instructions producing a value
system.cpu.iew.wb_consumers 103571318 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 2.063314 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.514533 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 10929447 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 33786 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 499822 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 44399450 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 2.266524 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.764020 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 15322466 34.51% 34.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 11640372 26.22% 60.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 3466304 7.81% 68.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 2879944 6.49% 75.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 1880994 4.24% 79.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 1947998 4.39% 83.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 685125 1.54% 85.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 565076 1.27% 86.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 6011171 13.54% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 44399450 # Number of insts commited each cycle
system.cpu.commit.committedInsts 70913181 # Number of instructions committed
system.cpu.commit.committedOps 100632428 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 47862846 # Number of memory references committed
system.cpu.commit.loads 27307108 # Number of loads committed
system.cpu.commit.membars 15920 # Number of memory barriers committed
system.cpu.commit.branches 13741485 # Number of branches committed
system.cpu.commit.fp_insts 56 # Number of committed floating point instructions.
system.cpu.commit.int_insts 91472779 # Number of committed integer instructions.
system.cpu.commit.function_calls 1679850 # Number of function calls committed.
system.cpu.commit.bw_lim_events 6011171 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 149924855 # The number of ROB reads
system.cpu.rob.rob_writes 224763597 # The number of ROB writes
system.cpu.timesIdled 74024 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 5127073 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 70907629 # Number of Instructions Simulated
system.cpu.committedOps 100626876 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 70907629 # Number of Instructions Simulated
system.cpu.cpi 0.721465 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.721465 # CPI: Total CPI of All Threads
system.cpu.ipc 1.386069 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.386069 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 511541679 # number of integer regfile reads
system.cpu.int_regfile_writes 103323268 # number of integer regfile writes
system.cpu.fp_regfile_reads 788 # number of floating regfile reads
system.cpu.fp_regfile_writes 660 # number of floating regfile writes
system.cpu.misc_regfile_reads 49173958 # number of misc regfile reads
system.cpu.misc_regfile_writes 31840 # number of misc regfile writes
system.cpu.icache.replacements 28620 # number of replacements
system.cpu.icache.tagsinuse 1814.215623 # Cycle average of tags in use
system.cpu.icache.total_refs 11640482 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 30656 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 379.713009 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 1814.215623 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.885847 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.885847 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 11640487 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 11640487 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 11640487 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 11640487 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 11640487 # number of overall hits
system.cpu.icache.overall_hits::total 11640487 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 34753 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 34753 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 34753 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 34753 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 34753 # number of overall misses
system.cpu.icache.overall_misses::total 34753 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 732473500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 732473500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 732473500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 732473500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 732473500 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 732473500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 11675240 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 11675240 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 11675240 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 11675240 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 11675240 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 11675240 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.002977 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.002977 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.002977 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.002977 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.002977 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.002977 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 21076.554542 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 21076.554542 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 21076.554542 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 21076.554542 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 21076.554542 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 21076.554542 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 767 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 24 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 31.958333 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 3764 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 3764 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 3764 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 3764 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 3764 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 3764 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 30989 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 30989 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 30989 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 30989 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 30989 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 30989 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 594730000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 594730000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 594730000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 594730000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 594730000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 594730000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.002654 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.002654 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.002654 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.002654 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.002654 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.002654 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 19191.648650 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19191.648650 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 19191.648650 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19191.648650 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 19191.648650 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19191.648650 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 95648 # number of replacements
system.cpu.l2cache.tagsinuse 30089.528668 # Cycle average of tags in use
system.cpu.l2cache.total_refs 88145 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 126758 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 0.695380 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 26934.593425 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 1374.605115 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 1780.330128 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.821979 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.041950 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.054331 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.918260 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 25863 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 33462 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 59325 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 129090 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 129090 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 19 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 19 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 4771 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 4771 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 25863 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 38233 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 64096 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 25863 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 38233 # number of overall hits
system.cpu.l2cache.overall_hits::total 64096 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 4674 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 21923 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 26597 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data 319 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 319 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 102257 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 102257 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 4674 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 124180 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 128854 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 4674 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 124180 # number of overall misses
system.cpu.l2cache.overall_misses::total 128854 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 304274000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 1483149500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 1787423500 # number of ReadReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 23000 # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total 23000 # number of UpgradeReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6651777000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 6651777000 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 304274000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 8134926500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 8439200500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 304274000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 8134926500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 8439200500 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 30537 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 55385 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 85922 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 129090 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 129090 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 338 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 338 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 107028 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 107028 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 30537 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 162413 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 192950 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 30537 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 162413 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 192950 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.153060 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.395829 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.309548 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.943787 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.943787 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.955423 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.955423 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.153060 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.764594 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.667810 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.153060 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.764594 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.667810 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 65099.272572 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 67652.670711 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 67203.951573 # average ReadReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 72.100313 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 72.100313 # average UpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 65049.600516 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 65049.600516 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 65099.272572 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 65509.152037 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 65494.284229 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 65099.272572 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 65509.152037 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 65494.284229 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 83942 # number of writebacks
system.cpu.l2cache.writebacks::total 83942 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 15 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 62 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 77 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 15 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 62 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 77 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 15 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 62 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 77 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 4659 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 21861 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 26520 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 319 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 319 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 102257 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 102257 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 4659 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 124118 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 128777 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 4659 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 124118 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 128777 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 245320540 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1210142513 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1455463053 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 3199316 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 3199316 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 5395861980 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5395861980 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 245320540 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 6606004493 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 6851325033 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 245320540 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6606004493 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 6851325033 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.152569 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.394710 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.308652 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.943787 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.943787 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.955423 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.955423 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.152569 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.764212 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.667411 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.152569 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.764212 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.667411 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 52655.192101 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 55356.228581 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 54881.713914 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10029.203762 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10029.203762 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 52767.653853 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 52767.653853 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 52655.192101 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 53223.581535 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 53203.017876 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 52655.192101 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 53223.581535 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 53203.017876 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 158317 # number of replacements
system.cpu.dcache.tagsinuse 4072.315940 # Cycle average of tags in use
system.cpu.dcache.total_refs 44364640 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 162413 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 273.159415 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 284606000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 4072.315940 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.994218 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.994218 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 26064832 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 26064832 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 18267213 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 18267213 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 15986 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 15986 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 15919 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 15919 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 44332045 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 44332045 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 44332045 # number of overall hits
system.cpu.dcache.overall_hits::total 44332045 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 124417 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 124417 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 1582688 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 1582688 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 45 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 45 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 1707105 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 1707105 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 1707105 # number of overall misses
system.cpu.dcache.overall_misses::total 1707105 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 4247904000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 4247904000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 98406408482 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 98406408482 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 1297000 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 1297000 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 102654312482 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 102654312482 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 102654312482 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 102654312482 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 26189249 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 26189249 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 19849901 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 19849901 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 16031 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 16031 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 15919 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 15919 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 46039150 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 46039150 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 46039150 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 46039150 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.004751 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.004751 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.079733 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.079733 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.002807 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.002807 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.037079 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.037079 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.037079 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.037079 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 34142.472492 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34142.472492 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62176.757821 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62176.757821 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 28822.222222 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 28822.222222 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 60133.566759 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60133.566759 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 60133.566759 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60133.566759 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 5187 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 661 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 122 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 15 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 42.516393 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 44.066667 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 129090 # number of writebacks
system.cpu.dcache.writebacks::total 129090 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 69000 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 69000 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1475354 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 1475354 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 45 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 45 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 1544354 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 1544354 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 1544354 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 1544354 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 55417 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 55417 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 107334 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 107334 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 162751 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 162751 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 162751 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 162751 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1878666500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1878666500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 6813869491 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 6813869491 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 8692535991 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 8692535991 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 8692535991 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 8692535991 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002116 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002116 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.005407 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.005407 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.003535 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.003535 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.003535 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.003535 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 33900.544959 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33900.544959 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 63482.861824 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63482.861824 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53410.031219 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53410.031219 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53410.031219 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53410.031219 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|