blob: 8d4101747da1a9fc7df38bc2f889aee96560c8de (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.023981 # Number of seconds simulated
sim_ticks 23981004500 # Number of ticks simulated
final_tick 23981004500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 169152 # Simulator instruction rate (inst/s)
host_op_rate 240031 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 57193739 # Simulator tick rate (ticks/s)
host_mem_usage 242580 # Number of bytes of host memory used
host_seconds 419.29 # Real time elapsed on the host
sim_insts 70924419 # Number of instructions simulated
sim_ops 100643666 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 326976 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 8029184 # Number of bytes read from this memory
system.physmem.bytes_read::total 8356160 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 326976 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 326976 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 5417856 # Number of bytes written to this memory
system.physmem.bytes_written::total 5417856 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 5109 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 125456 # Number of read requests responded to by this memory
system.physmem.num_reads::total 130565 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 84654 # Number of write requests responded to by this memory
system.physmem.num_writes::total 84654 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 13634792 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 334814332 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 348449124 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 13634792 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 13634792 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 225922813 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 225922813 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 225922813 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 13634792 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 334814332 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 574371937 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 1946 # Number of system calls
system.cpu.numCycles 47962010 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 16947214 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 12982117 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 655322 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 11804628 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 7961599 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 1880669 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 114490 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 12764738 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 87540471 # Number of instructions fetch has processed
system.cpu.fetch.Branches 16947214 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 9842268 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 21772804 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 2768546 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 10027678 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 28 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 361 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 12061426 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 218802 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 46590944 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.639937 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.350838 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 24839551 53.31% 53.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 2175787 4.67% 57.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 1999394 4.29% 62.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 2026993 4.35% 66.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 1551688 3.33% 69.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 1408138 3.02% 72.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 990048 2.12% 75.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 1240896 2.66% 77.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 10358449 22.23% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 46590944 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.353347 # Number of branch fetches per cycle
system.cpu.fetch.rate 1.825204 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 14883106 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 8408681 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 19993372 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 1386692 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 1919093 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 3458129 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 108409 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 120163882 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 373498 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 1919093 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 16645469 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 2316120 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 802815 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 19569476 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 5337971 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 117636894 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 44 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 9686 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 4512387 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 221 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 117778889 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 541771281 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 541766916 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 4365 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 99159536 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 18619353 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 37368 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 37363 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 12895568 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 30067923 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 22776958 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 3590168 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 4248242 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 113315749 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 51911 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 108455143 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 350648 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 12554662 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 29999283 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 14767 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 46590944 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 2.327816 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.997244 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 11127507 23.88% 23.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 8067707 17.32% 41.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 7375197 15.83% 57.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 7162683 15.37% 72.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 5557871 11.93% 84.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 3930157 8.44% 92.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 1905355 4.09% 96.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 881142 1.89% 98.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 583325 1.25% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 46590944 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 112830 4.40% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 4.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 1425910 55.61% 60.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 1025351 39.99% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 57362458 52.89% 52.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 91498 0.08% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 129 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 7 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 52.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 29209051 26.93% 79.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 21792000 20.09% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 108455143 # Type of FU issued
system.cpu.iq.rate 2.261272 # Inst issue rate
system.cpu.iq.fu_busy_cnt 2564091 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.023642 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 266415556 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 125949072 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 106420629 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 413 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 622 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 133 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 111019028 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 206 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 2223683 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 2757457 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 7931 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 28755 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 2217862 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 49 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 70 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 1919093 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 944512 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 30820 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 113447794 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 342667 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 30067923 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 22776958 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 35363 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 1047 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 2166 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 28755 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 424789 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 263529 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 688318 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 107242187 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 28840669 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 1212956 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 80134 # number of nop insts executed
system.cpu.iew.exec_refs 50312690 # number of memory reference insts executed
system.cpu.iew.exec_branches 14662886 # Number of branches executed
system.cpu.iew.exec_stores 21472021 # Number of stores executed
system.cpu.iew.exec_rate 2.235982 # Inst execution rate
system.cpu.iew.wb_sent 106754958 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 106420762 # cumulative count of insts written-back
system.cpu.iew.wb_producers 53610539 # num instructions producing a value
system.cpu.iew.wb_consumers 104702454 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 2.218855 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.512028 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 70929971 # The number of committed instructions
system.cpu.commit.commitCommittedOps 100649218 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 12799085 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 37144 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 611847 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 44671852 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 2.253079 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.750865 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 15424353 34.53% 34.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 11724908 26.25% 60.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 3540913 7.93% 68.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 2916552 6.53% 75.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 1906207 4.27% 79.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 1948042 4.36% 83.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 684228 1.53% 85.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 590770 1.32% 86.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 5935879 13.29% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 44671852 # Number of insts commited each cycle
system.cpu.commit.committedInsts 70929971 # Number of instructions committed
system.cpu.commit.committedOps 100649218 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 47869562 # Number of memory references committed
system.cpu.commit.loads 27310466 # Number of loads committed
system.cpu.commit.membars 15920 # Number of memory barriers committed
system.cpu.commit.branches 13671985 # Number of branches committed
system.cpu.commit.fp_insts 56 # Number of committed floating point instructions.
system.cpu.commit.int_insts 91486211 # Number of committed integer instructions.
system.cpu.commit.function_calls 1679850 # Number of function calls committed.
system.cpu.commit.bw_lim_events 5935879 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 152158977 # The number of ROB reads
system.cpu.rob.rob_writes 228826081 # The number of ROB writes
system.cpu.timesIdled 61655 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 1371066 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 70924419 # Number of Instructions Simulated
system.cpu.committedOps 100643666 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 70924419 # Number of Instructions Simulated
system.cpu.cpi 0.676241 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.676241 # CPI: Total CPI of All Threads
system.cpu.ipc 1.478762 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.478762 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 516206868 # number of integer regfile reads
system.cpu.int_regfile_writes 104370444 # number of integer regfile writes
system.cpu.fp_regfile_reads 520 # number of floating regfile reads
system.cpu.fp_regfile_writes 444 # number of floating regfile writes
system.cpu.misc_regfile_reads 146052754 # number of misc regfile reads
system.cpu.misc_regfile_writes 38556 # number of misc regfile writes
system.cpu.icache.replacements 29824 # number of replacements
system.cpu.icache.tagsinuse 1820.810833 # Cycle average of tags in use
system.cpu.icache.total_refs 12028408 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 31867 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 377.456554 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 1820.810833 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.889068 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.889068 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 12028408 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 12028408 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 12028408 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 12028408 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 12028408 # number of overall hits
system.cpu.icache.overall_hits::total 12028408 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 33018 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 33018 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 33018 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 33018 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 33018 # number of overall misses
system.cpu.icache.overall_misses::total 33018 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 367424500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 367424500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 367424500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 367424500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 367424500 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 367424500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 12061426 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 12061426 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 12061426 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 12061426 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 12061426 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 12061426 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.002737 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.002737 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.002737 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.002737 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.002737 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.002737 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 11128.005936 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11128.005936 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 11128.005936 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11128.005936 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 11128.005936 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11128.005936 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1111 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 1111 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 1111 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 1111 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 1111 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 1111 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 31907 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 31907 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 31907 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 31907 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 31907 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 31907 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 244055000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 244055000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 244055000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 244055000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 244055000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 244055000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.002645 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.002645 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.002645 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.002645 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.002645 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.002645 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 7648.948507 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 7648.948507 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 7648.948507 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 7648.948507 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 7648.948507 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 7648.948507 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 158597 # number of replacements
system.cpu.dcache.tagsinuse 4071.944277 # Cycle average of tags in use
system.cpu.dcache.total_refs 44611539 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 162693 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 274.206874 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 262057000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 4071.944277 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.994127 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.994127 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 26269994 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 26269994 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 18301608 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 18301608 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 20534 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 20534 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 19277 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 19277 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 44571602 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 44571602 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 44571602 # number of overall hits
system.cpu.dcache.overall_hits::total 44571602 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 105369 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 105369 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 1548293 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 1548293 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 39 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 39 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 1653662 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 1653662 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 1653662 # number of overall misses
system.cpu.dcache.overall_misses::total 1653662 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 2114831500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2114831500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 52578719498 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 52578719498 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 447000 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 447000 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 54693550998 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 54693550998 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 54693550998 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 54693550998 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 26375363 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 26375363 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 19849901 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 19849901 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 20573 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 20573 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 19277 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 19277 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 46225264 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 46225264 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 46225264 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 46225264 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.003995 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.003995 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.078000 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.078000 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.001896 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.001896 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.035774 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.035774 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.035774 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.035774 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 20070.718143 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20070.718143 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33959.153402 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33959.153402 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 11461.538462 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 11461.538462 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 33074.201982 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33074.201982 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 33074.201982 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33074.201982 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 196000 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 10 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 19600 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 128124 # number of writebacks
system.cpu.dcache.writebacks::total 128124 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 49671 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 49671 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1441258 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 1441258 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 39 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 39 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 1490929 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 1490929 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 1490929 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 1490929 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 55698 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 55698 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 107035 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 107035 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 162733 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 162733 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 162733 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 162733 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 907626500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 907626500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3661924998 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 3661924998 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4569551498 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4569551498 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4569551498 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4569551498 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002112 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002112 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.005392 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.005392 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.003520 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.003520 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.003520 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.003520 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 16295.495350 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16295.495350 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 34212.407138 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34212.407138 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 28080.054433 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28080.054433 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 28080.054433 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28080.054433 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 97993 # number of replacements
system.cpu.l2cache.tagsinuse 28658.689941 # Cycle average of tags in use
system.cpu.l2cache.total_refs 86749 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 128784 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 0.673601 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 25863.719355 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 1158.363470 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 1636.607116 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.789298 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.035350 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.049945 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.874594 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 26734 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 32452 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 59186 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 128124 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 128124 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 3 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 3 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 4717 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 4717 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 26734 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 37169 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 63903 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 26734 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 37169 # number of overall hits
system.cpu.l2cache.overall_hits::total 63903 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 5128 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 23210 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 28338 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data 37 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 37 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 102314 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 102314 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 5128 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 125524 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 130652 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 5128 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 125524 # number of overall misses
system.cpu.l2cache.overall_misses::total 130652 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 175705500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 794795000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 970500500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3514306000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 3514306000 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 175705500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 4309101000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 4484806500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 175705500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 4309101000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 4484806500 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 31862 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 55662 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 87524 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 128124 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 128124 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 40 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 40 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 107031 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 107031 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 31862 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 162693 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 194555 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 31862 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 162693 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 194555 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.160944 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.416981 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.323774 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.925000 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.925000 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.955929 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.955929 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.160944 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.771539 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.671543 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.160944 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.771539 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.671543 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34263.943058 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34243.644981 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 34247.318089 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34348.241687 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34348.241687 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34263.943058 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34328.901246 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 34326.351682 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34263.943058 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34328.901246 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 34326.351682 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 84654 # number of writebacks
system.cpu.l2cache.writebacks::total 84654 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 19 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 68 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 87 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 19 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 68 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 87 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 19 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 68 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 87 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 5109 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 23142 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 28251 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 37 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 37 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 102314 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 102314 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 5109 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 125456 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 130565 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 5109 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 125456 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 130565 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 158798500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 719908500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 878707000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 1150000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 1150000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3191239500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3191239500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 158798500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 3911148000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 4069946500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 158798500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 3911148000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 4069946500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.160348 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.415759 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.322780 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.925000 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.925000 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.955929 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.955929 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.160348 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.771121 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.671096 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.160348 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.771121 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.671096 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31082.110002 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31108.309567 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31103.571555 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 31081.081081 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 31081.081081 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31190.643509 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31190.643509 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31082.110002 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31175.455937 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31171.803316 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31082.110002 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31175.455937 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31171.803316 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|