blob: 864d4a5919c83881ef3e27780c95f83b3d4aca22 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
|
---------- Begin Simulation Statistics ----------
sim_seconds 1.009838 # Number of seconds simulated
sim_ticks 1009838214500 # Number of ticks simulated
final_tick 1009838214500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 87394 # Simulator instruction rate (inst/s)
host_op_rate 87394 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 48496748 # Simulator tick rate (ticks/s)
host_mem_usage 275936 # Number of bytes of host memory used
host_seconds 20822.81 # Real time elapsed on the host
sim_insts 1819780127 # Number of instructions simulated
sim_ops 1819780127 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 54976 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 125365056 # Number of bytes read from this memory
system.physmem.bytes_read::total 125420032 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 54976 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 54976 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 65155520 # Number of bytes written to this memory
system.physmem.bytes_written::total 65155520 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 859 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 1958829 # Number of read requests responded to by this memory
system.physmem.num_reads::total 1959688 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 1018055 # Number of write requests responded to by this memory
system.physmem.num_writes::total 1018055 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 54440 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 124143704 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 124198144 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 54440 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 54440 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 64520751 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 64520751 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 64520751 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 54440 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 124143704 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 188718895 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 1959688 # Number of read requests accepted
system.physmem.writeReqs 1018055 # Number of write requests accepted
system.physmem.readBursts 1959688 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 1018055 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 125384704 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 35328 # Total number of bytes read from write queue
system.physmem.bytesWritten 65154176 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 125420032 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 65155520 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 552 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 118719 # Per bank write bursts
system.physmem.perBankRdBursts::1 114075 # Per bank write bursts
system.physmem.perBankRdBursts::2 116210 # Per bank write bursts
system.physmem.perBankRdBursts::3 117697 # Per bank write bursts
system.physmem.perBankRdBursts::4 117769 # Per bank write bursts
system.physmem.perBankRdBursts::5 117504 # Per bank write bursts
system.physmem.perBankRdBursts::6 119870 # Per bank write bursts
system.physmem.perBankRdBursts::7 124481 # Per bank write bursts
system.physmem.perBankRdBursts::8 126964 # Per bank write bursts
system.physmem.perBankRdBursts::9 130062 # Per bank write bursts
system.physmem.perBankRdBursts::10 128627 # Per bank write bursts
system.physmem.perBankRdBursts::11 130265 # Per bank write bursts
system.physmem.perBankRdBursts::12 125943 # Per bank write bursts
system.physmem.perBankRdBursts::13 125205 # Per bank write bursts
system.physmem.perBankRdBursts::14 122569 # Per bank write bursts
system.physmem.perBankRdBursts::15 123176 # Per bank write bursts
system.physmem.perBankWrBursts::0 61223 # Per bank write bursts
system.physmem.perBankWrBursts::1 61467 # Per bank write bursts
system.physmem.perBankWrBursts::2 60558 # Per bank write bursts
system.physmem.perBankWrBursts::3 61216 # Per bank write bursts
system.physmem.perBankWrBursts::4 61647 # Per bank write bursts
system.physmem.perBankWrBursts::5 63084 # Per bank write bursts
system.physmem.perBankWrBursts::6 64137 # Per bank write bursts
system.physmem.perBankWrBursts::7 65614 # Per bank write bursts
system.physmem.perBankWrBursts::8 65332 # Per bank write bursts
system.physmem.perBankWrBursts::9 65770 # Per bank write bursts
system.physmem.perBankWrBursts::10 65297 # Per bank write bursts
system.physmem.perBankWrBursts::11 65611 # Per bank write bursts
system.physmem.perBankWrBursts::12 64149 # Per bank write bursts
system.physmem.perBankWrBursts::13 64192 # Per bank write bursts
system.physmem.perBankWrBursts::14 64551 # Per bank write bursts
system.physmem.perBankWrBursts::15 64186 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 1009838141500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 1959688 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 1018055 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 1662258 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 204908 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 70586 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 21384 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 45504 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 45756 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 45744 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 45699 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 45701 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 45665 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 45697 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 45681 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 45686 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 45671 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 45688 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 45723 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 45729 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 45793 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 45986 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 46199 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 46502 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 47345 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 47567 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 47005 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 48930 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 47073 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 1504 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 185 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 15 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 3 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 1862398 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 102.290110 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 79.389553 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 186.671437 # Bytes accessed per row activation
system.physmem.bytesPerActivate::64-65 1500560 80.57% 80.57% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-129 201450 10.82% 91.39% # Bytes accessed per row activation
system.physmem.bytesPerActivate::192-193 59792 3.21% 94.60% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-257 29273 1.57% 96.17% # Bytes accessed per row activation
system.physmem.bytesPerActivate::320-321 16605 0.89% 97.06% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-385 10399 0.56% 97.62% # Bytes accessed per row activation
system.physmem.bytesPerActivate::448-449 7221 0.39% 98.01% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-513 6896 0.37% 98.38% # Bytes accessed per row activation
system.physmem.bytesPerActivate::576-577 4046 0.22% 98.60% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-641 3343 0.18% 98.78% # Bytes accessed per row activation
system.physmem.bytesPerActivate::704-705 3041 0.16% 98.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-769 2820 0.15% 99.09% # Bytes accessed per row activation
system.physmem.bytesPerActivate::832-833 1620 0.09% 99.18% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-897 1539 0.08% 99.26% # Bytes accessed per row activation
system.physmem.bytesPerActivate::960-961 1515 0.08% 99.34% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1025 1490 0.08% 99.42% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1088-1089 1330 0.07% 99.49% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1152-1153 1307 0.07% 99.56% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1216-1217 969 0.05% 99.61% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1280-1281 1340 0.07% 99.69% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1344-1345 596 0.03% 99.72% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1408-1409 2192 0.12% 99.84% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1472-1473 189 0.01% 99.85% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1536-1537 700 0.04% 99.88% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1600-1601 112 0.01% 99.89% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1664-1665 81 0.00% 99.89% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1728-1729 79 0.00% 99.90% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1792-1793 79 0.00% 99.90% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1856-1857 66 0.00% 99.91% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1920-1921 52 0.00% 99.91% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1984-1985 55 0.00% 99.91% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2048-2049 71 0.00% 99.92% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2112-2113 36 0.00% 99.92% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2176-2177 40 0.00% 99.92% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2240-2241 43 0.00% 99.92% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2304-2305 52 0.00% 99.92% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2368-2369 33 0.00% 99.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2432-2433 31 0.00% 99.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2496-2497 35 0.00% 99.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2560-2561 28 0.00% 99.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2624-2625 29 0.00% 99.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2688-2689 30 0.00% 99.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2752-2753 34 0.00% 99.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2816-2817 33 0.00% 99.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2880-2881 22 0.00% 99.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2944-2945 20 0.00% 99.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3008-3009 22 0.00% 99.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3072-3073 24 0.00% 99.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3136-3137 16 0.00% 99.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3200-3201 19 0.00% 99.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3264-3265 21 0.00% 99.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3328-3329 28 0.00% 99.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3392-3393 15 0.00% 99.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3456-3457 19 0.00% 99.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3520-3521 14 0.00% 99.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3584-3585 18 0.00% 99.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3648-3649 13 0.00% 99.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3712-3713 13 0.00% 99.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3776-3777 16 0.00% 99.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3840-3841 25 0.00% 99.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3904-3905 17 0.00% 99.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3968-3969 18 0.00% 99.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4032-4033 21 0.00% 99.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4096-4097 22 0.00% 99.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4160-4161 15 0.00% 99.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4224-4225 12 0.00% 99.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4288-4289 17 0.00% 99.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4352-4353 19 0.00% 99.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4416-4417 13 0.00% 99.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4480-4481 14 0.00% 99.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4544-4545 8 0.00% 99.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4608-4609 17 0.00% 99.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4672-4673 11 0.00% 99.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4736-4737 11 0.00% 99.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4800-4801 10 0.00% 99.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4864-4865 12 0.00% 99.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4928-4929 106 0.01% 99.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4992-4993 10 0.00% 99.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5056-5057 8 0.00% 99.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5120-5121 6 0.00% 99.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5184-5185 9 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5248-5249 6 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5312-5313 6 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5376-5377 15 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5440-5441 13 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5504-5505 6 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5568-5569 10 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5632-5633 11 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5696-5697 12 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5760-5761 7 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5824-5825 4 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5888-5889 11 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5952-5953 10 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6016-6017 6 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6080-6081 5 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6144-6145 11 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6208-6209 8 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6272-6273 5 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6336-6337 7 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6400-6401 10 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6464-6465 8 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6528-6529 5 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6592-6593 6 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6656-6657 14 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6720-6721 9 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6784-6785 13 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6848-6849 64 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6912-6913 1 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7104-7105 4 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7168-7169 4 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7424-7425 1 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7488-7489 2 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7552-7553 3 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7616-7617 2 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7680-7681 2 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7744-7745 2 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7808-7809 2 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7936-7937 5 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8000-8001 1 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8192-8193 154 0.01% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 1862398 # Bytes accessed per row activation
system.physmem.totQLat 23048924250 # Total ticks spent queuing
system.physmem.totMemAccLat 84969451750 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 9795680000 # Total ticks spent in databus transfers
system.physmem.totBankLat 52124847500 # Total ticks spent accessing banks
system.physmem.avgQLat 11764.84 # Average queueing delay per DRAM burst
system.physmem.avgBankLat 26606.04 # Average bank access latency per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 43370.88 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 124.16 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 64.52 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 124.20 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 64.52 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 1.47 # Data bus utilization in percentage
system.physmem.busUtilRead 0.97 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.50 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 0.08 # Average read queue length when enqueuing
system.physmem.avgWrQLen 10.29 # Average write queue length when enqueuing
system.physmem.readRowHits 771409 # Number of row buffer hits during reads
system.physmem.writeRowHits 343363 # Number of row buffer hits during writes
system.physmem.readRowHitRate 39.37 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 33.73 # Row buffer hit rate for writes
system.physmem.avgGap 339128.71 # Average gap between requests
system.physmem.pageHitRate 37.44 # Row buffer hit rate, read and write combined
system.physmem.prechargeAllPercent 12.16 # Percentage of time for which DRAM has all the banks in precharge state
system.membus.throughput 188718895 # Throughput (bytes/s)
system.membus.trans_dist::ReadReq 1178392 # Transaction distribution
system.membus.trans_dist::ReadResp 1178392 # Transaction distribution
system.membus.trans_dist::Writeback 1018055 # Transaction distribution
system.membus.trans_dist::ReadExReq 781296 # Transaction distribution
system.membus.trans_dist::ReadExResp 781296 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 4937431 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 4937431 # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 190575552 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total 190575552 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 190575552 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 11785228500 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 1.2 # Layer utilization (%)
system.membus.respLayer1.occupancy 18364778000 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 1.8 # Layer utilization (%)
system.cpu.branchPred.lookups 326538257 # Number of BP lookups
system.cpu.branchPred.condPredicted 252572868 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 138234365 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 220428800 # Number of BTB lookups
system.cpu.branchPred.BTBHits 135446379 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 61.446771 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 16767439 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 6 # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.read_hits 444831817 # DTB read hits
system.cpu.dtb.read_misses 4897078 # DTB read misses
system.cpu.dtb.read_acv 0 # DTB read access violations
system.cpu.dtb.read_accesses 449728895 # DTB read accesses
system.cpu.dtb.write_hits 160846718 # DTB write hits
system.cpu.dtb.write_misses 1701304 # DTB write misses
system.cpu.dtb.write_acv 0 # DTB write access violations
system.cpu.dtb.write_accesses 162548022 # DTB write accesses
system.cpu.dtb.data_hits 605678535 # DTB hits
system.cpu.dtb.data_misses 6598382 # DTB misses
system.cpu.dtb.data_acv 0 # DTB access violations
system.cpu.dtb.data_accesses 612276917 # DTB accesses
system.cpu.itb.fetch_hits 231928870 # ITB hits
system.cpu.itb.fetch_misses 22 # ITB misses
system.cpu.itb.fetch_acv 0 # ITB acv
system.cpu.itb.fetch_accesses 231928892 # ITB accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 29 # Number of system calls
system.cpu.numCycles 2019676430 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.branch_predictor.predictedTaken 172263299 # Number of Branches Predicted As Taken (True).
system.cpu.branch_predictor.predictedNotTaken 154274958 # Number of Branches Predicted As Not Taken (False).
system.cpu.regfile_manager.intRegFileReads 1667627607 # Number of Reads from Int. Register File
system.cpu.regfile_manager.intRegFileWrites 1376202617 # Number of Writes to Int. Register File
system.cpu.regfile_manager.intRegFileAccesses 3043830224 # Total Accesses (Read+Write) to the Int. Register File
system.cpu.regfile_manager.floatRegFileReads 230 # Number of Reads from FP Register File
system.cpu.regfile_manager.floatRegFileWrites 345 # Number of Writes to FP Register File
system.cpu.regfile_manager.floatRegFileAccesses 575 # Total Accesses (Read+Write) to the FP Register File
system.cpu.regfile_manager.regForwards 651720859 # Number of Registers Read Through Forwarding Logic
system.cpu.agen_unit.agens 617884928 # Number of Address Generations
system.cpu.execution_unit.predictedTakenIncorrect 120516333 # Number of Branches Incorrectly Predicted As Taken.
system.cpu.execution_unit.predictedNotTakenIncorrect 11119574 # Number of Branches Incorrectly Predicted As Not Taken).
system.cpu.execution_unit.mispredicted 131635907 # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.predicted 83564055 # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.mispredictPct 61.169113 # Percentage of Incorrect Branches Predicts
system.cpu.execution_unit.executions 1139356886 # Number of Instructions Executed.
system.cpu.mult_div_unit.multiplies 75 # Number of Multipy Operations Executed
system.cpu.mult_div_unit.divides 0 # Number of Divide Operations Executed
system.cpu.contextSwitches 1 # Number of context switches
system.cpu.threadCycles 1742060649 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread)
system.cpu.smtCycles 0 # Total number of cycles that the CPU was in SMT-mode
system.cpu.timesIdled 7515544 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 447943086 # Number of cycles cpu's stages were not processed
system.cpu.runCycles 1571733344 # Number of cycles cpu stages are processed.
system.cpu.activity 77.821047 # Percentage of cycles cpu is active
system.cpu.comLoads 444595663 # Number of Load instructions committed
system.cpu.comStores 160728502 # Number of Store instructions committed
system.cpu.comBranches 214632552 # Number of Branches instructions committed
system.cpu.comNops 83736345 # Number of Nop instructions committed
system.cpu.comNonSpec 29 # Number of Non-Speculative instructions committed
system.cpu.comInts 916086844 # Number of Integer instructions committed
system.cpu.comFloats 190 # Number of Floating Point instructions committed
system.cpu.committedInsts 1819780127 # Number of Instructions committed (Per-Thread)
system.cpu.committedOps 1819780127 # Number of Ops committed (Per-Thread)
system.cpu.smtCommittedInsts 0 # Number of SMT Instructions committed (Per-Thread)
system.cpu.committedInsts_total 1819780127 # Number of Instructions committed (Total)
system.cpu.cpi 1.109846 # CPI: Cycles Per Instruction (Per-Thread)
system.cpu.smt_cpi nan # CPI: Total SMT-CPI
system.cpu.cpi_total 1.109846 # CPI: Total CPI of All Threads
system.cpu.ipc 0.901026 # IPC: Instructions Per Cycle (Per-Thread)
system.cpu.smt_ipc nan # IPC: Total SMT-IPC
system.cpu.ipc_total 0.901026 # IPC: Total IPC of All Threads
system.cpu.stage0.idleCycles 833031386 # Number of cycles 0 instructions are processed.
system.cpu.stage0.runCycles 1186645044 # Number of cycles 1+ instructions are processed.
system.cpu.stage0.utilization 58.754216 # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage1.idleCycles 1085876271 # Number of cycles 0 instructions are processed.
system.cpu.stage1.runCycles 933800159 # Number of cycles 1+ instructions are processed.
system.cpu.stage1.utilization 46.235137 # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage2.idleCycles 1047285367 # Number of cycles 0 instructions are processed.
system.cpu.stage2.runCycles 972391063 # Number of cycles 1+ instructions are processed.
system.cpu.stage2.utilization 48.145884 # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage3.idleCycles 1610051904 # Number of cycles 0 instructions are processed.
system.cpu.stage3.runCycles 409624526 # Number of cycles 1+ instructions are processed.
system.cpu.stage3.utilization 20.281691 # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage4.idleCycles 998329594 # Number of cycles 0 instructions are processed.
system.cpu.stage4.runCycles 1021346836 # Number of cycles 1+ instructions are processed.
system.cpu.stage4.utilization 50.569825 # Percentage of cycles stage was utilized (processing insts).
system.cpu.icache.tags.replacements 1 # number of replacements
system.cpu.icache.tags.tagsinuse 668.332859 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 231927731 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 859 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 269997.358556 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 668.332859 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.326334 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.326334 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 231927731 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 231927731 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 231927731 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 231927731 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 231927731 # number of overall hits
system.cpu.icache.overall_hits::total 231927731 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1139 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1139 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1139 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1139 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1139 # number of overall misses
system.cpu.icache.overall_misses::total 1139 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 82716500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 82716500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 82716500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 82716500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 82716500 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 82716500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 231928870 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 231928870 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 231928870 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 231928870 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 231928870 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 231928870 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000005 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000005 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000005 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000005 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000005 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000005 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 72622.036874 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72622.036874 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 72622.036874 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72622.036874 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 72622.036874 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72622.036874 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 162 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 1 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 162 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 280 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 280 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 280 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 280 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 280 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 280 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 859 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 859 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 859 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 859 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 859 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 859 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 65136250 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 65136250 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 65136250 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 65136250 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 65136250 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 65136250 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000004 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000004 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000004 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000004 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000004 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000004 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75827.997672 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75827.997672 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75827.997672 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75827.997672 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75827.997672 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75827.997672 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.toL2Bus.throughput 811573074 # Throughput (bytes/s)
system.cpu.toL2Bus.trans_dist::ReadReq 7222683 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp 7222683 # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback 3693280 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 1889623 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 1889623 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1718 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 21916174 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 21917892 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 54976 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 819502528 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size::total 819557504 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 819557504 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 10096073000 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 1.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 1445250 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 13991718500 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 1.4 # Layer utilization (%)
system.cpu.l2cache.tags.replacements 1926957 # number of replacements
system.cpu.l2cache.tags.tagsinuse 30919.698369 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 8958682 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 1956750 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 4.578348 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 67892812750 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 14931.951876 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 34.659960 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 15953.086532 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.455687 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001058 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.486850 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.943594 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.data 6044291 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 6044291 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 3693280 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 3693280 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 1108327 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 1108327 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.data 7152618 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 7152618 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.data 7152618 # number of overall hits
system.cpu.l2cache.overall_hits::total 7152618 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 859 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 1177533 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 1178392 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 781296 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 781296 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 859 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 1958829 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 1959688 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 859 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 1958829 # number of overall misses
system.cpu.l2cache.overall_misses::total 1959688 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 64273250 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 98166669000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 98230942250 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 71141350250 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 71141350250 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 64273250 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 169308019250 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 169372292500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 64273250 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 169308019250 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 169372292500 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 859 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 7221824 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 7222683 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 3693280 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 3693280 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 1889623 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 1889623 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 859 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 9111447 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 9112306 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 859 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 9111447 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 9112306 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 1 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.163052 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.163152 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.413467 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.413467 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.214986 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.215060 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.214986 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.215060 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74823.341094 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 83366.384636 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 83360.157104 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 91055.566968 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 91055.566968 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74823.341094 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 86433.281951 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 86428.192906 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74823.341094 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 86433.281951 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 86428.192906 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 1018055 # number of writebacks
system.cpu.l2cache.writebacks::total 1018055 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 859 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1177533 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 1178392 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 781296 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 781296 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 859 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 1958829 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 1959688 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 859 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 1958829 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 1959688 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 53491750 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 83391618000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 83445109750 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 61355946750 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 61355946750 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 53491750 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 144747564750 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 144801056500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 53491750 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 144747564750 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 144801056500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.163052 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.163152 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.413467 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.413467 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.214986 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.215060 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.214986 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.215060 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 62272.118743 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 70818.922272 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 70812.691999 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 78530.987935 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 78530.987935 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 62272.118743 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 73894.946802 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 73889.852109 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 62272.118743 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 73894.946802 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 73889.852109 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements 9107351 # number of replacements
system.cpu.dcache.tags.tagsinuse 4082.357931 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 593283202 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 9111447 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 65.114049 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 12709353000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 4082.357931 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.996669 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.996669 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 437268777 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 437268777 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 156014425 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 156014425 # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data 593283202 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 593283202 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 593283202 # number of overall hits
system.cpu.dcache.overall_hits::total 593283202 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 7326886 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 7326886 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 4714077 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 4714077 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data 12040963 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 12040963 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 12040963 # number of overall misses
system.cpu.dcache.overall_misses::total 12040963 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 183066004000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 183066004000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 258278135000 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 258278135000 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 441344139000 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 441344139000 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 441344139000 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 441344139000 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 444595663 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 444595663 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 160728502 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 160728502 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 605324165 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 605324165 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 605324165 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 605324165 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.016480 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.016480 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.029329 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.029329 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.019892 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.019892 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.019892 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.019892 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24985.512809 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24985.512809 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 54788.696706 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54788.696706 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 36653.558274 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36653.558274 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 36653.558274 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36653.558274 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 12098433 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 7855784 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 422647 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 73423 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 28.625385 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 106.993503 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 3693280 # number of writebacks
system.cpu.dcache.writebacks::total 3693280 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 104620 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 104620 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2824896 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 2824896 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 2929516 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 2929516 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 2929516 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 2929516 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7222266 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 7222266 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1889181 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 1889181 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 9111447 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 9111447 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 9111447 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 9111447 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 165959957500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 165959957500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 84276720000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 84276720000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 250236677500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 250236677500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 250236677500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 250236677500 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.016245 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.016245 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.011754 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.011754 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.015052 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.015052 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.015052 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.015052 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 22978.931751 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22978.931751 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44610.188224 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44610.188224 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 27463.988706 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27463.988706 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 27463.988706 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27463.988706 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|