blob: 5327d957c5df855a46c6b04629b5eb5e58e35435 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
|
---------- Begin Simulation Statistics ----------
sim_seconds 1.208729 # Number of seconds simulated
sim_ticks 1208728699500 # Number of ticks simulated
final_tick 1208728699500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 330067 # Simulator instruction rate (inst/s)
host_op_rate 330067 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 218444071 # Simulator tick rate (ticks/s)
host_mem_usage 300788 # Number of bytes of host memory used
host_seconds 5533.36 # Real time elapsed on the host
sim_insts 1826378509 # Number of instructions simulated
sim_ops 1826378509 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.inst 61248 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 124969728 # Number of bytes read from this memory
system.physmem.bytes_read::total 125030976 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 61248 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 61248 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 65416576 # Number of bytes written to this memory
system.physmem.bytes_written::total 65416576 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 957 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 1952652 # Number of read requests responded to by this memory
system.physmem.num_reads::total 1953609 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 1022134 # Number of write requests responded to by this memory
system.physmem.num_writes::total 1022134 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 50671 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 103389394 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 103440066 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 50671 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 50671 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 54120148 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 54120148 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 54120148 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 50671 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 103389394 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 157560214 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 1953609 # Number of read requests accepted
system.physmem.writeReqs 1022134 # Number of write requests accepted
system.physmem.readBursts 1953609 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 1022134 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 124947712 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 83264 # Total number of bytes read from write queue
system.physmem.bytesWritten 65415296 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 125030976 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 65416576 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 1301 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 118310 # Per bank write bursts
system.physmem.perBankRdBursts::1 113529 # Per bank write bursts
system.physmem.perBankRdBursts::2 115745 # Per bank write bursts
system.physmem.perBankRdBursts::3 117258 # Per bank write bursts
system.physmem.perBankRdBursts::4 117308 # Per bank write bursts
system.physmem.perBankRdBursts::5 117123 # Per bank write bursts
system.physmem.perBankRdBursts::6 119399 # Per bank write bursts
system.physmem.perBankRdBursts::7 124116 # Per bank write bursts
system.physmem.perBankRdBursts::8 126646 # Per bank write bursts
system.physmem.perBankRdBursts::9 129571 # Per bank write bursts
system.physmem.perBankRdBursts::10 128166 # Per bank write bursts
system.physmem.perBankRdBursts::11 129914 # Per bank write bursts
system.physmem.perBankRdBursts::12 125584 # Per bank write bursts
system.physmem.perBankRdBursts::13 124843 # Per bank write bursts
system.physmem.perBankRdBursts::14 122159 # Per bank write bursts
system.physmem.perBankRdBursts::15 122637 # Per bank write bursts
system.physmem.perBankWrBursts::0 61419 # Per bank write bursts
system.physmem.perBankWrBursts::1 61661 # Per bank write bursts
system.physmem.perBankWrBursts::2 60723 # Per bank write bursts
system.physmem.perBankWrBursts::3 61396 # Per bank write bursts
system.physmem.perBankWrBursts::4 61819 # Per bank write bursts
system.physmem.perBankWrBursts::5 63308 # Per bank write bursts
system.physmem.perBankWrBursts::6 64356 # Per bank write bursts
system.physmem.perBankWrBursts::7 65855 # Per bank write bursts
system.physmem.perBankWrBursts::8 65578 # Per bank write bursts
system.physmem.perBankWrBursts::9 66028 # Per bank write bursts
system.physmem.perBankWrBursts::10 65644 # Per bank write bursts
system.physmem.perBankWrBursts::11 65946 # Per bank write bursts
system.physmem.perBankWrBursts::12 64498 # Per bank write bursts
system.physmem.perBankWrBursts::13 64533 # Per bank write bursts
system.physmem.perBankWrBursts::14 64901 # Per bank write bursts
system.physmem.perBankWrBursts::15 64449 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 1208728583000 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 1953609 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 1022134 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 1829960 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 122331 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 17 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 30641 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 31976 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 55228 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 59652 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 60110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 60200 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 60169 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 60161 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 60210 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 60162 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 60231 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 60228 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 60672 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 61063 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 60669 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 61150 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 59820 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 59627 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 111 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 20 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 7 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 3 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 1831742 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 103.922688 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 81.125561 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 130.468112 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 1453729 79.36% 79.36% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 261245 14.26% 93.63% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 48901 2.67% 96.29% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 20697 1.13% 97.42% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 13090 0.71% 98.14% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 7260 0.40% 98.54% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 5482 0.30% 98.84% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 4525 0.25% 99.08% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 16813 0.92% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 1831742 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 59619 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 32.744729 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 150.866534 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-511 59458 99.73% 99.73% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::512-1023 115 0.19% 99.92% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1024-1535 10 0.02% 99.94% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1536-2047 8 0.01% 99.95% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::2048-2559 9 0.02% 99.97% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::2560-3071 3 0.01% 99.97% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::3072-3583 3 0.01% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::3584-4095 2 0.00% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::4096-4607 2 0.00% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::4608-5119 2 0.00% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::6656-7167 1 0.00% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::8704-9215 1 0.00% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::9216-9727 1 0.00% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::10752-11263 1 0.00% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::11776-12287 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::14848-15359 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::15360-15871 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 59619 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 59619 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 17.144098 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 17.107874 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 1.119193 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16 27514 46.15% 46.15% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::17 1196 2.01% 48.16% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::18 26405 44.29% 92.45% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::19 3955 6.63% 99.08% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20 448 0.75% 99.83% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::21 78 0.13% 99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::22 15 0.03% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::23 6 0.01% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24 1 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::33 1 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 59619 # Writes before turning the bus around for reads
system.physmem.totQLat 36502723500 # Total ticks spent queuing
system.physmem.totMemAccLat 73108498500 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 9761540000 # Total ticks spent in databus transfers
system.physmem.avgQLat 18697.22 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 37447.22 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 103.37 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 54.12 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 103.44 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 54.12 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 1.23 # Data bus utilization in percentage
system.physmem.busUtilRead 0.81 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.42 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.02 # Average read queue length when enqueuing
system.physmem.avgWrQLen 24.64 # Average write queue length when enqueuing
system.physmem.readRowHits 723641 # Number of row buffer hits during reads
system.physmem.writeRowHits 419030 # Number of row buffer hits during writes
system.physmem.readRowHitRate 37.07 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 41.00 # Row buffer hit rate for writes
system.physmem.avgGap 406193.88 # Average gap between requests
system.physmem.pageHitRate 38.42 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 6715147320 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 3664018875 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 7353699600 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 3243479760 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 78947837280 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 414818688735 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 361357239750 # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy 876100111320 # Total energy per rank (pJ)
system.physmem_0.averagePower 724.815145 # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE 598389652500 # Time in different power states
system.physmem_0.memoryStateTime::REF 40361880000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_0.memoryStateTime::ACT 569973346500 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem_1.actEnergy 7132791960 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 3891900375 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 7873632000 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 3379818960 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 78947837280 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 426678504030 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 350953893000 # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy 878858377605 # Total energy per rank (pJ)
system.physmem_1.averagePower 727.097114 # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE 581002634000 # Time in different power states
system.physmem_1.memoryStateTime::REF 40361880000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_1.memoryStateTime::ACT 587357637250 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.cpu.branchPred.lookups 246098302 # Number of BP lookups
system.cpu.branchPred.condPredicted 186353272 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 15586995 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 167674122 # Number of BTB lookups
system.cpu.branchPred.BTBHits 165197435 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 98.522916 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 18413853 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 104375 # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.read_hits 452860961 # DTB read hits
system.cpu.dtb.read_misses 4979889 # DTB read misses
system.cpu.dtb.read_acv 0 # DTB read access violations
system.cpu.dtb.read_accesses 457840850 # DTB read accesses
system.cpu.dtb.write_hits 161378751 # DTB write hits
system.cpu.dtb.write_misses 1709377 # DTB write misses
system.cpu.dtb.write_acv 0 # DTB write access violations
system.cpu.dtb.write_accesses 163088128 # DTB write accesses
system.cpu.dtb.data_hits 614239712 # DTB hits
system.cpu.dtb.data_misses 6689266 # DTB misses
system.cpu.dtb.data_acv 0 # DTB access violations
system.cpu.dtb.data_accesses 620928978 # DTB accesses
system.cpu.itb.fetch_hits 597989879 # ITB hits
system.cpu.itb.fetch_misses 19 # ITB misses
system.cpu.itb.fetch_acv 0 # ITB acv
system.cpu.itb.fetch_accesses 597989898 # ITB accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 29 # Number of system calls
system.cpu.numCycles 2417457399 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 1826378509 # Number of instructions committed
system.cpu.committedOps 1826378509 # Number of ops (including micro ops) committed
system.cpu.discardedOps 51810559 # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching
system.cpu.cpi 1.323634 # CPI: cycles per instruction
system.cpu.ipc 0.755496 # IPC: instructions per cycle
system.cpu.tickCycles 2075240271 # Number of cycles that the object actually ticked
system.cpu.idleCycles 342217128 # Total number of cycles that the object has spent stopped
system.cpu.dcache.tags.replacements 9121937 # number of replacements
system.cpu.dcache.tags.tagsinuse 4080.725777 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 601539424 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 9126033 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 65.914667 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 16821281500 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 4080.725777 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.996271 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.996271 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 75 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 1547 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 2403 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3 71 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 1231276891 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 1231276891 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data 443057425 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 443057425 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 158481999 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 158481999 # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data 601539424 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 601539424 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 601539424 # number of overall hits
system.cpu.dcache.overall_hits::total 601539424 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 7289502 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 7289502 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 2246503 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 2246503 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data 9536005 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 9536005 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 9536005 # number of overall misses
system.cpu.dcache.overall_misses::total 9536005 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 185435901500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 185435901500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 108411798000 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 108411798000 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 293847699500 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 293847699500 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 293847699500 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 293847699500 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 450346927 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 450346927 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 160728502 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 160728502 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 611075429 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 611075429 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 611075429 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 611075429 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.016186 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.016186 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.013977 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.013977 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.015605 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.015605 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.015605 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.015605 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 25438.761317 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25438.761317 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48258.025028 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48258.025028 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 30814.549646 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30814.549646 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 30814.549646 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30814.549646 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 3686592 # number of writebacks
system.cpu.dcache.writebacks::total 3686592 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 50797 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 50797 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 359175 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 359175 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 409972 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 409972 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 409972 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 409972 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7238705 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 7238705 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1887328 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 1887328 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 9126033 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 9126033 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 9126033 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 9126033 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 176973816500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 176973816500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 83260117500 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 83260117500 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 260233934000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 260233934000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 260233934000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 260233934000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.016074 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.016074 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.011742 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.011742 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.014934 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.014934 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.014934 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.014934 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24448.270305 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24448.270305 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44115.340577 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44115.340577 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 28515.559170 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28515.559170 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 28515.559170 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28515.559170 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.tags.replacements 3 # number of replacements
system.cpu.icache.tags.tagsinuse 749.290154 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 597988922 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 957 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 624857.807732 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 749.290154 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.365864 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.365864 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 954 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 80 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4 874 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 0.465820 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 1195980715 # Number of tag accesses
system.cpu.icache.tags.data_accesses 1195980715 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 597988922 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 597988922 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 597988922 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 597988922 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 597988922 # number of overall hits
system.cpu.icache.overall_hits::total 597988922 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 957 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 957 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 957 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 957 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 957 # number of overall misses
system.cpu.icache.overall_misses::total 957 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 76621000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 76621000 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 76621000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 76621000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 76621000 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 76621000 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 597989879 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 597989879 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 597989879 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 597989879 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 597989879 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 597989879 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000002 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000002 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000002 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000002 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000002 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000002 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80063.740857 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80063.740857 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 80063.740857 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80063.740857 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 80063.740857 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80063.740857 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.writebacks::writebacks 3 # number of writebacks
system.cpu.icache.writebacks::total 3 # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 957 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 957 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 957 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 957 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 957 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 957 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 75664000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 75664000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 75664000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 75664000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 75664000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 75664000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000002 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000002 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000002 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79063.740857 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79063.740857 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79063.740857 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79063.740857 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79063.740857 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79063.740857 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements 1920885 # number of replacements
system.cpu.l2cache.tags.tagsinuse 30765.167230 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 14409636 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 1950689 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 7.386947 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 89219766000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 14798.522218 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 42.781155 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 15923.863857 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.451615 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001306 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.485958 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.938878 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024 29804 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 169 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 21 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1218 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 12864 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 15532 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.909546 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 149829457 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 149829457 # Number of data accesses
system.cpu.l2cache.WritebackDirty_hits::writebacks 3686592 # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total 3686592 # number of WritebackDirty hits
system.cpu.l2cache.WritebackClean_hits::writebacks 3 # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total 3 # number of WritebackClean hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 1106819 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 1106819 # number of ReadExReq hits
system.cpu.l2cache.ReadSharedReq_hits::cpu.data 6066562 # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total 6066562 # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::cpu.data 7173381 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 7173381 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.data 7173381 # number of overall hits
system.cpu.l2cache.overall_hits::total 7173381 # number of overall hits
system.cpu.l2cache.ReadExReq_misses::cpu.data 780509 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 780509 # number of ReadExReq misses
system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 957 # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total 957 # number of ReadCleanReq misses
system.cpu.l2cache.ReadSharedReq_misses::cpu.data 1172143 # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total 1172143 # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::cpu.inst 957 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 1952652 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 1953609 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 957 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 1952652 # number of overall misses
system.cpu.l2cache.overall_misses::total 1953609 # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 68736259500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 68736259500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 74227500 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total 74227500 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 102389221500 # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total 102389221500 # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 74227500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 171125481000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 171199708500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 74227500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 171125481000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 171199708500 # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::writebacks 3686592 # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total 3686592 # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::writebacks 3 # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total 3 # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 1887328 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 1887328 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 957 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total 957 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 7238705 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total 7238705 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 957 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 9126033 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 9126990 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 957 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 9126033 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 9126990 # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.413552 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.413552 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 1 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total 1 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.161927 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.161927 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.213965 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.214047 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.213965 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.214047 # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 88065.940944 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 88065.940944 # average ReadExReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 77562.695925 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 77562.695925 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 87352.158824 # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 87352.158824 # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 77562.695925 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 87637.469964 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 87632.534709 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 77562.695925 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 87637.469964 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 87632.534709 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 1022134 # number of writebacks
system.cpu.l2cache.writebacks::total 1022134 # number of writebacks
system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 242 # number of CleanEvict MSHR misses
system.cpu.l2cache.CleanEvict_mshr_misses::total 242 # number of CleanEvict MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 780509 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 780509 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 957 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total 957 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 1172143 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total 1172143 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 957 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 1952652 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 1953609 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 957 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 1952652 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 1953609 # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 60931169500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 60931169500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 64657500 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 64657500 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 90667791500 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 90667791500 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 64657500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 151598961000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 151663618500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 64657500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 151598961000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 151663618500 # number of overall MSHR miss cycles
system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.413552 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.413552 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 1 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.161927 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.161927 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.213965 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.214047 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.213965 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.214047 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 78065.940944 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 78065.940944 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67562.695925 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 67562.695925 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 77352.158824 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 77352.158824 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67562.695925 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 77637.469964 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 77632.534709 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67562.695925 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 77637.469964 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 77632.534709 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.toL2Bus.snoop_filter.tot_requests 18248930 # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_requests 9121940 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_snoops 1268 # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops 1268 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.trans_dist::ReadResp 7239662 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty 4708726 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean 3 # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict 6334096 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 1887328 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 1887328 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq 957 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq 7238705 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1917 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 27374003 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 27375920 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 61440 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 820008000 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total 820069440 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops 1920885 # Total snoops (count)
system.cpu.toL2Bus.snoop_fanout::samples 11047875 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean 0.000115 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev 0.010713 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0 11046607 99.99% 99.99% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1 1268 0.01% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total 11047875 # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy 12811060000 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 1.1 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 1435500 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 13689049500 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 1.1 # Layer utilization (%)
system.membus.trans_dist::ReadResp 1173100 # Transaction distribution
system.membus.trans_dist::WritebackDirty 1022134 # Transaction distribution
system.membus.trans_dist::CleanEvict 897725 # Transaction distribution
system.membus.trans_dist::ReadExReq 780509 # Transaction distribution
system.membus.trans_dist::ReadExResp 780509 # Transaction distribution
system.membus.trans_dist::ReadSharedReq 1173100 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 5827077 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 5827077 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 190447552 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 190447552 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 0 # Total snoops (count)
system.membus.snoop_fanout::samples 3873468 # Request fanout histogram
system.membus.snoop_fanout::mean 0 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 3873468 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 0 # Request fanout histogram
system.membus.snoop_fanout::total 3873468 # Request fanout histogram
system.membus.reqLayer0.occupancy 8428126500 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.7 # Layer utilization (%)
system.membus.respLayer1.occupancy 10685578000 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.9 # Layer utilization (%)
---------- End Simulation Statistics ----------
|