blob: 8b5bdef98c99f83afbf38fc179f694006faf3681 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
|
---------- Begin Simulation Statistics ----------
final_tick 1183291184500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate 268503 # Simulator instruction rate (inst/s)
host_mem_usage 248104 # Number of bytes of host memory used
host_op_rate 268503 # Simulator op (including micro ops) rate (op/s)
host_seconds 6802.08 # Real time elapsed on the host
host_tick_rate 173960186 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 1826378509 # Number of instructions simulated
sim_ops 1826378509 # Number of ops (including micro ops) simulated
sim_seconds 1.183291 # Number of seconds simulated
sim_ticks 1183291184500 # Number of ticks simulated
system.clk_domain.clock 1000 # Clock period in ticks
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 98.726550 # BTB Hit Percentage
system.cpu.branchPred.BTBHits 164028132 # Number of BTB hits
system.cpu.branchPred.BTBLookups 166143892 # Number of BTB lookups
system.cpu.branchPred.RASInCorrect 101063 # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect 15659000 # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted 184956948 # Number of conditional branches predicted
system.cpu.branchPred.lookups 244507485 # Number of BP lookups
system.cpu.branchPred.usedRAS 18318035 # Number of times the RAS was used to get a target.
system.cpu.committedInsts 1826378509 # Number of instructions committed
system.cpu.committedOps 1826378509 # Number of ops (including micro ops) committed
system.cpu.cpi 1.295779 # CPI: cycles per instruction
system.cpu.dcache.ReadReq_accesses::cpu.inst 448787942 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 448787942 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 24412.387640 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24412.387640 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 22378.762178 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22378.762178 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::cpu.inst 441498317 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 441498317 # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::cpu.inst 177957151250 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 177957151250 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.016243 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.016243 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::cpu.inst 7289625 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 7289625 # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 50799 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 50799 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 161995965500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 161995965500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.016130 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.016130 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 7238826 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 7238826 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::cpu.inst 160728502 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 160728502 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 45036.490101 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45036.490101 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 40206.712752 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40206.712752 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::cpu.inst 158490258 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 158490258 # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::cpu.inst 100802653750 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 100802653750 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.013926 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.013926 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::cpu.inst 2238244 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 2238244 # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 350933 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 350933 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 75882571250 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 75882571250 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.011742 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.011742 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 1887311 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 1887311 # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.demand_accesses::cpu.inst 609516444 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 609516444 # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::cpu.inst 29257.308743 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29257.308743 # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 26065.632890 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26065.632890 # average overall mshr miss latency
system.cpu.dcache.demand_hits::cpu.inst 599988575 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 599988575 # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::cpu.inst 278759805000 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 278759805000 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::cpu.inst 0.015632 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.015632 # miss rate for demand accesses
system.cpu.dcache.demand_misses::cpu.inst 9527869 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 9527869 # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::cpu.inst 401732 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 401732 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 237878536750 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 237878536750 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.014973 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.014973 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::cpu.inst 9126137 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 9126137 # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.overall_accesses::cpu.inst 609516444 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 609516444 # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::cpu.inst 29257.308743 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29257.308743 # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 26065.632890 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26065.632890 # average overall mshr miss latency
system.cpu.dcache.overall_hits::cpu.inst 599988575 # number of overall hits
system.cpu.dcache.overall_hits::total 599988575 # number of overall hits
system.cpu.dcache.overall_miss_latency::cpu.inst 278759805000 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 278759805000 # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::cpu.inst 0.015632 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.015632 # miss rate for overall accesses
system.cpu.dcache.overall_misses::cpu.inst 9527869 # number of overall misses
system.cpu.dcache.overall_misses::total 9527869 # number of overall misses
system.cpu.dcache.overall_mshr_hits::cpu.inst 401732 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 401732 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 237878536750 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 237878536750 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.014973 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.014973 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::cpu.inst 9126137 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 9126137 # number of overall MSHR misses
system.cpu.dcache.tags.age_task_id_blocks_1024::0 102 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 1591 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 2338 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3 65 # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs 65.743981 # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses 1228159025 # Number of data accesses
system.cpu.dcache.tags.occ_blocks::cpu.inst 4080.562725 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.inst 0.996231 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.996231 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.replacements 9122041 # number of replacements
system.cpu.dcache.tags.sampled_refs 9126137 # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses 1228159025 # Number of tag accesses
system.cpu.dcache.tags.tagsinuse 4080.562725 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 599988575 # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 16716397000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::writebacks 3700613 # number of writebacks
system.cpu.dcache.writebacks::total 3700613 # number of writebacks
system.cpu.discardedOps 50078248 # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses 620722700 # DTB accesses
system.cpu.dtb.data_acv 0 # DTB access violations
system.cpu.dtb.data_hits 614030991 # DTB hits
system.cpu.dtb.data_misses 6691709 # DTB misses
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.read_accesses 457660877 # DTB read accesses
system.cpu.dtb.read_acv 0 # DTB read access violations
system.cpu.dtb.read_hits 452677890 # DTB read hits
system.cpu.dtb.read_misses 4982987 # DTB read misses
system.cpu.dtb.write_accesses 163061823 # DTB write accesses
system.cpu.dtb.write_acv 0 # DTB write access violations
system.cpu.dtb.write_hits 161353101 # DTB write hits
system.cpu.dtb.write_misses 1708722 # DTB write misses
system.cpu.icache.ReadReq_accesses::cpu.inst 592077907 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 592077907 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 74367.693111 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74367.693111 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 71956.941545 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71956.941545 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::cpu.inst 592076949 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 592076949 # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::cpu.inst 71244250 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 71244250 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000002 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000002 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::cpu.inst 958 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 958 # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 68934750 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 68934750 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000002 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 958 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 958 # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.demand_accesses::cpu.inst 592077907 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 592077907 # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::cpu.inst 74367.693111 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74367.693111 # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 71956.941545 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71956.941545 # average overall mshr miss latency
system.cpu.icache.demand_hits::cpu.inst 592076949 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 592076949 # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::cpu.inst 71244250 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 71244250 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::cpu.inst 0.000002 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000002 # miss rate for demand accesses
system.cpu.icache.demand_misses::cpu.inst 958 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 958 # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 68934750 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 68934750 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000002 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::cpu.inst 958 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 958 # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.overall_accesses::cpu.inst 592077907 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 592077907 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::cpu.inst 74367.693111 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74367.693111 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 71956.941545 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71956.941545 # average overall mshr miss latency
system.cpu.icache.overall_hits::cpu.inst 592076949 # number of overall hits
system.cpu.icache.overall_hits::total 592076949 # number of overall hits
system.cpu.icache.overall_miss_latency::cpu.inst 71244250 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 71244250 # number of overall miss cycles
system.cpu.icache.overall_miss_rate::cpu.inst 0.000002 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000002 # miss rate for overall accesses
system.cpu.icache.overall_misses::cpu.inst 958 # number of overall misses
system.cpu.icache.overall_misses::total 958 # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 68934750 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 68934750 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000002 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::cpu.inst 958 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 958 # number of overall MSHR misses
system.cpu.icache.tags.age_task_id_blocks_1024::0 81 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4 874 # Occupied blocks per task id
system.cpu.icache.tags.avg_refs 618034.393528 # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses 1184156772 # Number of data accesses
system.cpu.icache.tags.occ_blocks::cpu.inst 750.687488 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.366547 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.366547 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 955 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 0.466309 # Percentage of cache occupancy per task id
system.cpu.icache.tags.replacements 3 # number of replacements
system.cpu.icache.tags.sampled_refs 958 # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses 1184156772 # Number of tag accesses
system.cpu.icache.tags.tagsinuse 750.687488 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 592076949 # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.idleCycles 321001841 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.ipc 0.771737 # IPC: instructions per cycle
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.fetch_accesses 592077926 # ITB accesses
system.cpu.itb.fetch_acv 0 # ITB acv
system.cpu.itb.fetch_hits 592077907 # ITB hits
system.cpu.itb.fetch_misses 19 # ITB misses
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.l2cache.ReadExReq_accesses::cpu.inst 1887311 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 1887311 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 80641.484731 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 80641.484731 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 68018.096944 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68018.096944 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits::cpu.inst 1107870 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 1107870 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 62855279500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 62855279500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.412990 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.412990 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses::cpu.inst 779441 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 779441 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 53016093500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 53016093500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.412990 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.412990 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 779441 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 779441 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadReq_accesses::cpu.inst 7239784 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 7239784 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 79744.744851 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 79744.744851 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 67168.011379 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 67168.011379 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_hits::cpu.inst 6058181 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 6058181 # number of ReadReq hits
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 94226629750 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 94226629750 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.163210 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.163210 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_misses::cpu.inst 1181603 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 1181603 # number of ReadReq misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 79365923750 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 79365923750 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.163210 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.163210 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 1181603 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 1181603 # number of ReadReq MSHR misses
system.cpu.l2cache.Writeback_accesses::writebacks 3700613 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 3700613 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_hits::writebacks 3700613 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 3700613 # number of Writeback hits
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.demand_accesses::cpu.inst 9127095 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 9127095 # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 80101.165119 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 80101.165119 # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67505.888318 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 67505.888318 # average overall mshr miss latency
system.cpu.l2cache.demand_hits::cpu.inst 7166051 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 7166051 # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency::cpu.inst 157081909250 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 157081909250 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.214860 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.214860 # miss rate for demand accesses
system.cpu.l2cache.demand_misses::cpu.inst 1961044 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 1961044 # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 132382017250 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 132382017250 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.214860 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.214860 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 1961044 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 1961044 # number of demand (read+write) MSHR misses
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.overall_accesses::cpu.inst 9127095 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 9127095 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 80101.165119 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 80101.165119 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67505.888318 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 67505.888318 # average overall mshr miss latency
system.cpu.l2cache.overall_hits::cpu.inst 7166051 # number of overall hits
system.cpu.l2cache.overall_hits::total 7166051 # number of overall hits
system.cpu.l2cache.overall_miss_latency::cpu.inst 157081909250 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 157081909250 # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.214860 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.214860 # miss rate for overall accesses
system.cpu.l2cache.overall_misses::cpu.inst 1961044 # number of overall misses
system.cpu.l2cache.overall_misses::total 1961044 # number of overall misses
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 132382017250 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 132382017250 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.214860 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.214860 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 1961044 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 1961044 # number of overall MSHR misses
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 167 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 21 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1231 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 12870 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 15515 # Occupied blocks per task id
system.cpu.l2cache.tags.avg_refs 4.586945 # Average number of references to valid blocks.
system.cpu.l2cache.tags.data_accesses 106467088 # Number of data accesses
system.cpu.l2cache.tags.occ_blocks::writebacks 14930.905733 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 15810.667479 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.455655 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.482503 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.938158 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024 29804 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.909546 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.replacements 1928309 # number of replacements
system.cpu.l2cache.tags.sampled_refs 1958113 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.tag_accesses 106467088 # Number of tag accesses
system.cpu.l2cache.tags.tagsinuse 30741.573213 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 8981756 # Total number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 88668325250 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks::writebacks 1018252 # number of writebacks
system.cpu.l2cache.writebacks::total 1018252 # number of writebacks
system.cpu.numCycles 2366582369 # number of cpu cycles simulated
system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.tickCycles 2045580528 # Number of cycles that the CPU actually ticked
system.cpu.toL2Bus.data_through_bus 820973312 # Total data (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1916 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 21952887 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 21954803 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 10114467000 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 0.9 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 1633750 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 14012915250 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 1.2 # Layer utilization (%)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.throughput 693804976 # Throughput (bytes/s)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 61312 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 820912000 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size::total 820973312 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.trans_dist::ReadReq 7239784 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp 7239784 # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback 3700613 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 1887311 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 1887311 # Transaction distribution
system.cpu.workload.num_syscalls 29 # Number of system calls
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.membus.data_through_bus 190674944 # Total data (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 4940340 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 4940340 # Packet count per connected master and slave (bytes)
system.membus.reqLayer0.occupancy 11933306500 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 1.0 # Layer utilization (%)
system.membus.respLayer1.occupancy 18491731750 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 1.6 # Layer utilization (%)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.throughput 161139495 # Throughput (bytes/s)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 190674944 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total 190674944 # Cumulative packet size per connected master and slave (bytes)
system.membus.trans_dist::ReadReq 1181603 # Transaction distribution
system.membus.trans_dist::ReadResp 1181603 # Transaction distribution
system.membus.trans_dist::Writeback 1018252 # Transaction distribution
system.membus.trans_dist::ReadExReq 779441 # Transaction distribution
system.membus.trans_dist::ReadExResp 779441 # Transaction distribution
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgGap 397171.37 # Average gap between requests
system.physmem.avgMemAccLat 37373.81 # Average memory access latency per DRAM burst
system.physmem.avgQLat 18623.81 # Average queueing delay per DRAM burst
system.physmem.avgRdBW 106.00 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgRdBWSys 106.07 # Average system read bandwidth in MiByte/s
system.physmem.avgRdQLen 1.02 # Average read queue length when enqueuing
system.physmem.avgWrBW 55.07 # Average achieved write bandwidth in MiByte/s
system.physmem.avgWrBWSys 55.07 # Average system write bandwidth in MiByte/s
system.physmem.avgWrQLen 25.40 # Average write queue length when enqueuing
system.physmem.busUtil 1.26 # Data bus utilization in percentage
system.physmem.busUtilRead 0.83 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.43 # Data bus utilization in percentage for writes
system.physmem.bw_inst_read::cpu.inst 51815 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 51815 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst 106065876 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 106065876 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 55073619 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 106065876 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 161139495 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_write::writebacks 55073619 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 55073619 # Write bandwidth from this memory (bytes/s)
system.physmem.bytesPerActivate::samples 1832587 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 104.000528 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 81.206567 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 130.424181 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 1451916 79.23% 79.23% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 263842 14.40% 93.62% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 49021 2.67% 96.30% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 20912 1.14% 97.44% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 12920 0.71% 98.15% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 7284 0.40% 98.54% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 5395 0.29% 98.84% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 4101 0.22% 99.06% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 17196 0.94% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 1832587 # Bytes accessed per row activation
system.physmem.bytesReadDRAM 125427328 # Total number of bytes read from DRAM
system.physmem.bytesReadSys 125506816 # Total read bytes from the system interface side
system.physmem.bytesReadWrQ 79488 # Total number of bytes read from write queue
system.physmem.bytesWritten 65166528 # Total number of bytes written to DRAM
system.physmem.bytesWrittenSys 65168128 # Total written bytes from the system interface side
system.physmem.bytes_inst_read::cpu.inst 61312 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 61312 # Number of instructions bytes read from this memory
system.physmem.bytes_read::cpu.inst 125506816 # Number of bytes read from this memory
system.physmem.bytes_read::total 125506816 # Number of bytes read from this memory
system.physmem.bytes_written::writebacks 65168128 # Number of bytes written to this memory
system.physmem.bytes_written::total 65168128 # Number of bytes written to this memory
system.physmem.memoryStateTime::IDLE 388135850750 # Time in different power states
system.physmem.memoryStateTime::REF 39512460000 # Time in different power states
system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem.memoryStateTime::ACT 755636161750 # Time in different power states
system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.num_reads::cpu.inst 1961044 # Number of read requests responded to by this memory
system.physmem.num_reads::total 1961044 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 1018252 # Number of write requests responded to by this memory
system.physmem.num_writes::total 1018252 # Number of write requests responded to by this memory
system.physmem.pageHitRate 38.46 # Row buffer hit rate, read and write combined
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.perBankRdBursts::0 118755 # Per bank write bursts
system.physmem.perBankRdBursts::1 114099 # Per bank write bursts
system.physmem.perBankRdBursts::2 116230 # Per bank write bursts
system.physmem.perBankRdBursts::3 117769 # Per bank write bursts
system.physmem.perBankRdBursts::4 117839 # Per bank write bursts
system.physmem.perBankRdBursts::5 117521 # Per bank write bursts
system.physmem.perBankRdBursts::6 119889 # Per bank write bursts
system.physmem.perBankRdBursts::7 124535 # Per bank write bursts
system.physmem.perBankRdBursts::8 126979 # Per bank write bursts
system.physmem.perBankRdBursts::9 130093 # Per bank write bursts
system.physmem.perBankRdBursts::10 128642 # Per bank write bursts
system.physmem.perBankRdBursts::11 130358 # Per bank write bursts
system.physmem.perBankRdBursts::12 126048 # Per bank write bursts
system.physmem.perBankRdBursts::13 125260 # Per bank write bursts
system.physmem.perBankRdBursts::14 122592 # Per bank write bursts
system.physmem.perBankRdBursts::15 123193 # Per bank write bursts
system.physmem.perBankWrBursts::0 61221 # Per bank write bursts
system.physmem.perBankWrBursts::1 61486 # Per bank write bursts
system.physmem.perBankWrBursts::2 60571 # Per bank write bursts
system.physmem.perBankWrBursts::3 61239 # Per bank write bursts
system.physmem.perBankWrBursts::4 61663 # Per bank write bursts
system.physmem.perBankWrBursts::5 63103 # Per bank write bursts
system.physmem.perBankWrBursts::6 64150 # Per bank write bursts
system.physmem.perBankWrBursts::7 65615 # Per bank write bursts
system.physmem.perBankWrBursts::8 65333 # Per bank write bursts
system.physmem.perBankWrBursts::9 65778 # Per bank write bursts
system.physmem.perBankWrBursts::10 65294 # Per bank write bursts
system.physmem.perBankWrBursts::11 65644 # Per bank write bursts
system.physmem.perBankWrBursts::12 64163 # Per bank write bursts
system.physmem.perBankWrBursts::13 64209 # Per bank write bursts
system.physmem.perBankWrBursts::14 64571 # Per bank write bursts
system.physmem.perBankWrBursts::15 64187 # Per bank write bursts
system.physmem.rdPerTurnAround::samples 59249 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 33.075495 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 165.201868 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-1023 59213 99.94% 99.94% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1024-2047 11 0.02% 99.96% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::2048-3071 8 0.01% 99.97% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::3072-4095 7 0.01% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::4096-5119 3 0.01% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::5120-6143 1 0.00% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::6144-7167 1 0.00% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::10240-11263 1 0.00% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::12288-13311 2 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::16384-17407 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::19456-20479 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 59249 # Reads before turning the bus around for writes
system.physmem.rdQLenPdf::0 1833824 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 125960 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 18 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.readBursts 1961044 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 1961044 # Read request sizes (log2)
system.physmem.readReqs 1961044 # Number of read requests accepted
system.physmem.readRowHitRate 37.25 # Row buffer hit rate for reads
system.physmem.readRowHits 729960 # Number of row buffer hits during reads
system.physmem.servicedByWrQ 1242 # Number of DRAM read bursts serviced by the write queue
system.physmem.totBusLat 9799010000 # Total ticks spent in databus transfers
system.physmem.totGap 1183291074500 # Total gap between requests
system.physmem.totMemAccLat 73245258000 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totQLat 36498970500 # Total ticks spent queuing
system.physmem.wrPerTurnAround::samples 59249 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 17.185556 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 17.149947 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 1.108422 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16 25999 43.88% 43.88% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::17 1383 2.33% 46.22% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::18 27359 46.18% 92.39% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::19 4006 6.76% 99.15% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20 414 0.70% 99.85% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::21 70 0.12% 99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::22 15 0.03% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::23 1 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24 1 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::29 1 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 59249 # Writes before turning the bus around for reads
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 31537 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 33174 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 55384 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 59141 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 59967 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 59798 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 59784 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 59755 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 59781 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 59768 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 59797 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 59826 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 60824 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 60270 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 59953 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 60664 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 59434 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 59252 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 100 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 17 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 7 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.writeBursts 1018252 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 1018252 # Write request sizes (log2)
system.physmem.writeReqs 1018252 # Number of write requests accepted
system.physmem.writeRowHitRate 40.80 # Row buffer hit rate for writes
system.physmem.writeRowHits 415473 # Number of row buffer hits during writes
system.voltage_domain.voltage 1 # Voltage in Volts
---------- End Simulation Statistics ----------
|