blob: 520a2b0900135dee61c5a4b8b327575b051bda36 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
|
---------- Begin Simulation Statistics ----------
sim_seconds 1.211624 # Number of seconds simulated
sim_ticks 1211624479500 # Number of ticks simulated
final_tick 1211624479500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 333436 # Simulator instruction rate (inst/s)
host_op_rate 333436 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 221202175 # Simulator tick rate (ticks/s)
host_mem_usage 295444 # Number of bytes of host memory used
host_seconds 5477.45 # Real time elapsed on the host
sim_insts 1826378509 # Number of instructions simulated
sim_ops 1826378509 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.inst 61248 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 125444544 # Number of bytes read from this memory
system.physmem.bytes_read::total 125505792 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 61248 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 61248 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 65167616 # Number of bytes written to this memory
system.physmem.bytes_written::total 65167616 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 957 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 1960071 # Number of read requests responded to by this memory
system.physmem.num_reads::total 1961028 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 1018244 # Number of write requests responded to by this memory
system.physmem.num_writes::total 1018244 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 50550 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 103534178 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 103584728 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 50550 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 50550 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 53785325 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 53785325 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 53785325 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 50550 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 103534178 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 157370053 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 1961028 # Number of read requests accepted
system.physmem.writeReqs 1018244 # Number of write requests accepted
system.physmem.readBursts 1961028 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 1018244 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 125424064 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 81728 # Total number of bytes read from write queue
system.physmem.bytesWritten 65166336 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 125505792 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 65167616 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 1277 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 118746 # Per bank write bursts
system.physmem.perBankRdBursts::1 114093 # Per bank write bursts
system.physmem.perBankRdBursts::2 116238 # Per bank write bursts
system.physmem.perBankRdBursts::3 117765 # Per bank write bursts
system.physmem.perBankRdBursts::4 117832 # Per bank write bursts
system.physmem.perBankRdBursts::5 117522 # Per bank write bursts
system.physmem.perBankRdBursts::6 119888 # Per bank write bursts
system.physmem.perBankRdBursts::7 124523 # Per bank write bursts
system.physmem.perBankRdBursts::8 126979 # Per bank write bursts
system.physmem.perBankRdBursts::9 130092 # Per bank write bursts
system.physmem.perBankRdBursts::10 128645 # Per bank write bursts
system.physmem.perBankRdBursts::11 130343 # Per bank write bursts
system.physmem.perBankRdBursts::12 126054 # Per bank write bursts
system.physmem.perBankRdBursts::13 125251 # Per bank write bursts
system.physmem.perBankRdBursts::14 122593 # Per bank write bursts
system.physmem.perBankRdBursts::15 123187 # Per bank write bursts
system.physmem.perBankWrBursts::0 61219 # Per bank write bursts
system.physmem.perBankWrBursts::1 61484 # Per bank write bursts
system.physmem.perBankWrBursts::2 60571 # Per bank write bursts
system.physmem.perBankWrBursts::3 61239 # Per bank write bursts
system.physmem.perBankWrBursts::4 61659 # Per bank write bursts
system.physmem.perBankWrBursts::5 63100 # Per bank write bursts
system.physmem.perBankWrBursts::6 64152 # Per bank write bursts
system.physmem.perBankWrBursts::7 65616 # Per bank write bursts
system.physmem.perBankWrBursts::8 65335 # Per bank write bursts
system.physmem.perBankWrBursts::9 65774 # Per bank write bursts
system.physmem.perBankWrBursts::10 65298 # Per bank write bursts
system.physmem.perBankWrBursts::11 65641 # Per bank write bursts
system.physmem.perBankWrBursts::12 64170 # Per bank write bursts
system.physmem.perBankWrBursts::13 64210 # Per bank write bursts
system.physmem.perBankWrBursts::14 64569 # Per bank write bursts
system.physmem.perBankWrBursts::15 64187 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 1211624362000 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 1961028 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 1018244 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 1838105 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 121629 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 17 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 30236 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 31717 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 55111 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 59442 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 59878 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 59957 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 59979 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 59955 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 60009 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 59970 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 60003 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 60022 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 60856 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 60315 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 60403 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 61125 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 59710 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 59424 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 90 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 16 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 5 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 3 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 1839318 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 103.618163 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 81.033976 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 129.636069 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 1460921 79.43% 79.43% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 261839 14.24% 93.66% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 49211 2.68% 96.34% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 20654 1.12% 97.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 12987 0.71% 98.17% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 7330 0.40% 98.57% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 5324 0.29% 98.86% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 4553 0.25% 99.10% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 16499 0.90% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 1839318 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 59419 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 32.981269 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 162.030420 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-1023 59379 99.93% 99.93% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1024-2047 14 0.02% 99.96% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::2048-3071 10 0.02% 99.97% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::3072-4095 7 0.01% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::4096-5119 2 0.00% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::5120-6143 1 0.00% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::6144-7167 1 0.00% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::8192-9215 1 0.00% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::12288-13311 2 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::16384-17407 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::19456-20479 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 59419 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 59419 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 17.136337 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 17.100269 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 1.116106 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16 27590 46.43% 46.43% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::17 1250 2.10% 48.54% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::18 26098 43.92% 92.46% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::19 3967 6.68% 99.13% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20 431 0.73% 99.86% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::21 63 0.11% 99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::22 13 0.02% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::23 4 0.01% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::25 2 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::26 1 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 59419 # Writes before turning the bus around for reads
system.physmem.totQLat 36831870500 # Total ticks spent queuing
system.physmem.totMemAccLat 73577201750 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 9798755000 # Total ticks spent in databus transfers
system.physmem.avgQLat 18794.16 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 37544.16 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 103.52 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 53.78 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 103.58 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 53.79 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 1.23 # Data bus utilization in percentage
system.physmem.busUtilRead 0.81 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.42 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.02 # Average read queue length when enqueuing
system.physmem.avgWrQLen 25.03 # Average write queue length when enqueuing
system.physmem.readRowHits 725319 # Number of row buffer hits during reads
system.physmem.writeRowHits 413326 # Number of row buffer hits during writes
system.physmem.readRowHitRate 37.01 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 40.59 # Row buffer hit rate for writes
system.physmem.avgGap 406684.71 # Average gap between requests
system.physmem.pageHitRate 38.24 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 6747405840 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 3681620250 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 7383487800 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 3233733840 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 79137021600 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 416124660195 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 361949541750 # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy 878257471275 # Total energy per rank (pJ)
system.physmem_0.averagePower 724.862968 # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE 599359370250 # Time in different power states
system.physmem_0.memoryStateTime::REF 40458600000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_0.memoryStateTime::ACT 571802499750 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem_1.actEnergy 7157785320 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 3905537625 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 7902000600 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 3364254000 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 79137021600 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 427714080030 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 351783384000 # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy 880964063175 # Total energy per rank (pJ)
system.physmem_1.averagePower 727.096833 # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE 582370760250 # Time in different power states
system.physmem_1.memoryStateTime::REF 40458600000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_1.memoryStateTime::ACT 588789276000 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.cpu.branchPred.lookups 246245862 # Number of BP lookups
system.cpu.branchPred.condPredicted 186459693 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 15680292 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 167860438 # Number of BTB lookups
system.cpu.branchPred.BTBHits 165233261 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 98.434904 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 18428492 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 104737 # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.read_hits 452534136 # DTB read hits
system.cpu.dtb.read_misses 4979812 # DTB read misses
system.cpu.dtb.read_acv 0 # DTB read access violations
system.cpu.dtb.read_accesses 457513948 # DTB read accesses
system.cpu.dtb.write_hits 161377662 # DTB write hits
system.cpu.dtb.write_misses 1710258 # DTB write misses
system.cpu.dtb.write_acv 0 # DTB write access violations
system.cpu.dtb.write_accesses 163087920 # DTB write accesses
system.cpu.dtb.data_hits 613911798 # DTB hits
system.cpu.dtb.data_misses 6690070 # DTB misses
system.cpu.dtb.data_acv 0 # DTB access violations
system.cpu.dtb.data_accesses 620601868 # DTB accesses
system.cpu.itb.fetch_hits 598519306 # ITB hits
system.cpu.itb.fetch_misses 19 # ITB misses
system.cpu.itb.fetch_acv 0 # ITB acv
system.cpu.itb.fetch_accesses 598519325 # ITB accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 29 # Number of system calls
system.cpu.numCycles 2423248959 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 1826378509 # Number of instructions committed
system.cpu.committedOps 1826378509 # Number of ops (including micro ops) committed
system.cpu.discardedOps 52407440 # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching
system.cpu.cpi 1.326805 # CPI: cycles per instruction
system.cpu.ipc 0.753690 # IPC: instructions per cycle
system.cpu.tickCycles 2077336659 # Number of cycles that the object actually ticked
system.cpu.idleCycles 345912300 # Total number of cycles that the object has spent stopped
system.cpu.dcache.tags.replacements 9122013 # number of replacements
system.cpu.dcache.tags.tagsinuse 4080.749026 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 601822613 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 9126109 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 65.945148 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 16826930000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 4080.749026 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.996277 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.996277 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 65 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 1542 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 2418 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3 71 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 1231838683 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 1231838683 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data 443338219 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 443338219 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 158484394 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 158484394 # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data 601822613 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 601822613 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 601822613 # number of overall hits
system.cpu.dcache.overall_hits::total 601822613 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 7289566 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 7289566 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 2244108 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 2244108 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data 9533674 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 9533674 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 9533674 # number of overall misses
system.cpu.dcache.overall_misses::total 9533674 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 186798880750 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 186798880750 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 108940864000 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 108940864000 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 295739744750 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 295739744750 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 295739744750 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 295739744750 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 450627785 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 450627785 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 160728502 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 160728502 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 611356287 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 611356287 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 611356287 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 611356287 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.016176 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.016176 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.013962 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.013962 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.015594 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.015594 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.015594 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.015594 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 25625.514708 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25625.514708 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48545.285699 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48545.285699 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 31020.543051 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31020.543051 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 31020.543051 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31020.543051 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 3700625 # number of writebacks
system.cpu.dcache.writebacks::total 3700625 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 50791 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 50791 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 356774 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 356774 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 407565 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 407565 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 407565 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 407565 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7238775 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 7238775 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1887334 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 1887334 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 9126109 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 9126109 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 9126109 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 9126109 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 174334776000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 174334776000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 82397045250 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 82397045250 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 256731821250 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 256731821250 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 256731821250 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 256731821250 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.016064 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.016064 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.011742 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.011742 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.014928 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.014928 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.014928 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.014928 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24083.463846 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24083.463846 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 43657.903291 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43657.903291 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 28131.575160 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28131.575160 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 28131.575160 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28131.575160 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.tags.replacements 3 # number of replacements
system.cpu.icache.tags.tagsinuse 751.304686 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 598518349 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 957 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 625411.022989 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 751.304686 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.366848 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.366848 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 954 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 80 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4 874 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 0.465820 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 1197039569 # Number of tag accesses
system.cpu.icache.tags.data_accesses 1197039569 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 598518349 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 598518349 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 598518349 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 598518349 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 598518349 # number of overall hits
system.cpu.icache.overall_hits::total 598518349 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 957 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 957 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 957 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 957 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 957 # number of overall misses
system.cpu.icache.overall_misses::total 957 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 77501250 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 77501250 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 77501250 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 77501250 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 77501250 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 77501250 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 598519306 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 598519306 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 598519306 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 598519306 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 598519306 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 598519306 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000002 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000002 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000002 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000002 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000002 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000002 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80983.542320 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80983.542320 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 80983.542320 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80983.542320 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 80983.542320 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80983.542320 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 957 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 957 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 957 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 957 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 957 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 957 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 75665250 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 75665250 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 75665250 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 75665250 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 75665250 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 75665250 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000002 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000002 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000002 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79065.047022 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79065.047022 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79065.047022 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79065.047022 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79065.047022 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79065.047022 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements 1928293 # number of replacements
system.cpu.l2cache.tags.tagsinuse 30768.859371 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 8981732 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 1958097 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 4.586970 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 89233172750 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 14926.329939 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 42.856216 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 15799.673216 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.455515 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001308 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.482168 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.938991 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024 29804 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 160 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 27 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1214 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 12866 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 15537 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.909546 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 106466959 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 106466959 # Number of data accesses
system.cpu.l2cache.ReadReq_hits::cpu.data 6058152 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 6058152 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 3700625 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 3700625 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 1107886 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 1107886 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.data 7166038 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 7166038 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.data 7166038 # number of overall hits
system.cpu.l2cache.overall_hits::total 7166038 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 957 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 1180623 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 1181580 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 779448 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 779448 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 957 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 1960071 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 1961028 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 957 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 1960071 # number of overall misses
system.cpu.l2cache.overall_misses::total 1961028 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 74707750 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 103467793000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 103542500750 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 68812477000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 68812477000 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 74707750 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 172280270000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 172354977750 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 74707750 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 172280270000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 172354977750 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 957 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 7238775 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 7239732 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 3700625 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 3700625 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 1887334 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 1887334 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 957 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 9126109 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 9127066 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 957 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 9126109 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 9127066 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 1 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.163097 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.163208 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.412989 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.412989 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.214776 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.214859 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.214776 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.214859 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 78064.524556 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 87638.300287 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 87630.546175 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 88283.601985 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 88283.601985 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 78064.524556 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 87894.912990 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 87890.115669 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 78064.524556 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 87894.912990 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 87890.115669 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 1018244 # number of writebacks
system.cpu.l2cache.writebacks::total 1018244 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 957 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1180623 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 1181580 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 779448 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 779448 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 957 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 1960071 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 1961028 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 957 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 1960071 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 1961028 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 62720750 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 88545037500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 88607758250 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 58965142500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 58965142500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 62720750 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 147510180000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 147572900750 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 62720750 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 147510180000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 147572900750 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.163097 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.163208 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.412989 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.412989 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.214776 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.214859 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.214776 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.214859 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 65538.923720 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 74998.570670 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 74990.908995 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 75649.873372 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 75649.873372 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65538.923720 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 75257.569751 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 75252.826961 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65538.923720 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 75257.569751 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 75252.826961 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.toL2Bus.trans_dist::ReadReq 7239732 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp 7239732 # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback 3700625 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 1887334 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 1887334 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1914 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 21952843 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 21954757 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 61248 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 820910976 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total 820972224 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops 0 # Total snoops (count)
system.cpu.toL2Bus.snoop_fanout::samples 12827691 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1 12827691 100.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total 12827691 # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy 10114470500 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 0.8 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 1635750 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 14015207750 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 1.2 # Layer utilization (%)
system.membus.trans_dist::ReadReq 1181580 # Transaction distribution
system.membus.trans_dist::ReadResp 1181580 # Transaction distribution
system.membus.trans_dist::Writeback 1018244 # Transaction distribution
system.membus.trans_dist::ReadExReq 779448 # Transaction distribution
system.membus.trans_dist::ReadExResp 779448 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 4940300 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 4940300 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 190673408 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 190673408 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 0 # Total snoops (count)
system.membus.snoop_fanout::samples 2979272 # Request fanout histogram
system.membus.snoop_fanout::mean 0 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 2979272 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 0 # Request fanout histogram
system.membus.snoop_fanout::total 2979272 # Request fanout histogram
system.membus.reqLayer0.occupancy 7744840000 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.6 # Layer utilization (%)
system.membus.respLayer1.occupancy 10727612750 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.9 # Layer utilization (%)
---------- End Simulation Statistics ----------
|