blob: 0dacf1436aadbe3a9cb05b19a2ae7ab21034543e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
|
---------- Begin Simulation Statistics ----------
sim_seconds 1.199774 # Number of seconds simulated
sim_ticks 1199774280000 # Number of ticks simulated
final_tick 1199774280000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 216625 # Simulator instruction rate (inst/s)
host_op_rate 216625 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 142303871 # Simulator tick rate (ticks/s)
host_mem_usage 282608 # Number of bytes of host memory used
host_seconds 8431.08 # Real time elapsed on the host
sim_insts 1826378509 # Number of instructions simulated
sim_ops 1826378509 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.inst 61376 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 125444608 # Number of bytes read from this memory
system.physmem.bytes_read::total 125505984 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 61376 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 61376 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 65167488 # Number of bytes written to this memory
system.physmem.bytes_written::total 65167488 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 959 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 1960072 # Number of read requests responded to by this memory
system.physmem.num_reads::total 1961031 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 1018242 # Number of write requests responded to by this memory
system.physmem.num_writes::total 1018242 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 51156 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 104556840 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 104607997 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 51156 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 51156 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 54316457 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 54316457 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 54316457 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 51156 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 104556840 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 158924454 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 1961031 # Number of read requests accepted
system.physmem.writeReqs 1018242 # Number of write requests accepted
system.physmem.readBursts 1961031 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 1018242 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 125423808 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 82176 # Total number of bytes read from write queue
system.physmem.bytesWritten 65166208 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 125505984 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 65167488 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 1284 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 118757 # Per bank write bursts
system.physmem.perBankRdBursts::1 114096 # Per bank write bursts
system.physmem.perBankRdBursts::2 116226 # Per bank write bursts
system.physmem.perBankRdBursts::3 117770 # Per bank write bursts
system.physmem.perBankRdBursts::4 117824 # Per bank write bursts
system.physmem.perBankRdBursts::5 117523 # Per bank write bursts
system.physmem.perBankRdBursts::6 119882 # Per bank write bursts
system.physmem.perBankRdBursts::7 124516 # Per bank write bursts
system.physmem.perBankRdBursts::8 126973 # Per bank write bursts
system.physmem.perBankRdBursts::9 130090 # Per bank write bursts
system.physmem.perBankRdBursts::10 128654 # Per bank write bursts
system.physmem.perBankRdBursts::11 130347 # Per bank write bursts
system.physmem.perBankRdBursts::12 126055 # Per bank write bursts
system.physmem.perBankRdBursts::13 125249 # Per bank write bursts
system.physmem.perBankRdBursts::14 122591 # Per bank write bursts
system.physmem.perBankRdBursts::15 123194 # Per bank write bursts
system.physmem.perBankWrBursts::0 61222 # Per bank write bursts
system.physmem.perBankWrBursts::1 61485 # Per bank write bursts
system.physmem.perBankWrBursts::2 60564 # Per bank write bursts
system.physmem.perBankWrBursts::3 61239 # Per bank write bursts
system.physmem.perBankWrBursts::4 61658 # Per bank write bursts
system.physmem.perBankWrBursts::5 63101 # Per bank write bursts
system.physmem.perBankWrBursts::6 64148 # Per bank write bursts
system.physmem.perBankWrBursts::7 65617 # Per bank write bursts
system.physmem.perBankWrBursts::8 65332 # Per bank write bursts
system.physmem.perBankWrBursts::9 65778 # Per bank write bursts
system.physmem.perBankWrBursts::10 65295 # Per bank write bursts
system.physmem.perBankWrBursts::11 65646 # Per bank write bursts
system.physmem.perBankWrBursts::12 64171 # Per bank write bursts
system.physmem.perBankWrBursts::13 64211 # Per bank write bursts
system.physmem.perBankWrBursts::14 64568 # Per bank write bursts
system.physmem.perBankWrBursts::15 64187 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 1199774169500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 1961031 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 1018242 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 1834284 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 125445 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 18 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 30311 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 31746 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 55277 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 59244 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 59773 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 59999 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 60000 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 59968 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 59954 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 60029 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 60015 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 60058 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 60509 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 60796 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 60183 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 61128 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 59690 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 59431 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 88 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 10 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 5 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 5 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 1838370 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 103.671596 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 81.054008 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 129.842659 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 1459678 79.40% 79.40% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 262161 14.26% 93.66% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 49287 2.68% 96.34% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 20645 1.12% 97.47% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 12893 0.70% 98.17% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 7143 0.39% 98.56% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 5357 0.29% 98.85% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 4451 0.24% 99.09% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 16755 0.91% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 1838370 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 59429 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 32.975652 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 161.968947 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-1023 59388 99.93% 99.93% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1024-2047 14 0.02% 99.95% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::2048-3071 11 0.02% 99.97% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::3072-4095 7 0.01% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::4096-5119 3 0.01% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::6144-7167 1 0.00% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::8192-9215 1 0.00% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::12288-13311 2 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::16384-17407 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::19456-20479 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 59429 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 59429 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 17.133420 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 17.097680 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 1.110939 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16 27565 46.38% 46.38% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::17 1269 2.14% 48.52% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::18 26249 44.17% 92.69% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::19 3908 6.58% 99.26% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20 362 0.61% 99.87% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::21 56 0.09% 99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::22 12 0.02% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::23 5 0.01% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24 2 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32 1 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 59429 # Writes before turning the bus around for reads
system.physmem.totQLat 36751953000 # Total ticks spent queuing
system.physmem.totMemAccLat 73497209250 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 9798735000 # Total ticks spent in databus transfers
system.physmem.avgQLat 18753.42 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 37503.42 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 104.54 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 54.32 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 104.61 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 54.32 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 1.24 # Data bus utilization in percentage
system.physmem.busUtilRead 0.82 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.42 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.02 # Average read queue length when enqueuing
system.physmem.avgWrQLen 24.53 # Average write queue length when enqueuing
system.physmem.readRowHits 726418 # Number of row buffer hits during reads
system.physmem.writeRowHits 413172 # Number of row buffer hits during writes
system.physmem.readRowHitRate 37.07 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 40.58 # Row buffer hit rate for writes
system.physmem.avgGap 402707.03 # Average gap between requests
system.physmem.pageHitRate 38.27 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 6745500720 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 3680580750 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 7383386400 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 3233733840 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 78362993280 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 409753789290 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 360427621500 # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy 869587605780 # Total energy per rank (pJ)
system.physmem_0.averagePower 724.796496 # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE 596865139750 # Time in different power states
system.physmem_0.memoryStateTime::REF 40062880000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_0.memoryStateTime::ACT 562842538250 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem_1.actEnergy 7152516000 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 3902662500 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 7901961600 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 3364241040 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 78362993280 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 422708761260 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 349063611000 # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy 872456746680 # Total energy per rank (pJ)
system.physmem_1.averagePower 727.187909 # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE 577877428500 # Time in different power states
system.physmem_1.memoryStateTime::REF 40062880000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_1.memoryStateTime::ACT 581827655250 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.cpu.branchPred.lookups 246222594 # Number of BP lookups
system.cpu.branchPred.condPredicted 186441188 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 15682162 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 167748253 # Number of BTB lookups
system.cpu.branchPred.BTBHits 165224895 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 98.495747 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 18427327 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 104678 # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.read_hits 452533853 # DTB read hits
system.cpu.dtb.read_misses 4979561 # DTB read misses
system.cpu.dtb.read_acv 0 # DTB read access violations
system.cpu.dtb.read_accesses 457513414 # DTB read accesses
system.cpu.dtb.write_hits 161377742 # DTB write hits
system.cpu.dtb.write_misses 1710117 # DTB write misses
system.cpu.dtb.write_acv 0 # DTB write access violations
system.cpu.dtb.write_accesses 163087859 # DTB write accesses
system.cpu.dtb.data_hits 613911595 # DTB hits
system.cpu.dtb.data_misses 6689678 # DTB misses
system.cpu.dtb.data_acv 0 # DTB access violations
system.cpu.dtb.data_accesses 620601273 # DTB accesses
system.cpu.itb.fetch_hits 598493672 # ITB hits
system.cpu.itb.fetch_misses 19 # ITB misses
system.cpu.itb.fetch_acv 0 # ITB acv
system.cpu.itb.fetch_accesses 598493691 # ITB accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 29 # Number of system calls
system.cpu.numCycles 2399548560 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 1826378509 # Number of instructions committed
system.cpu.committedOps 1826378509 # Number of ops (including micro ops) committed
system.cpu.discardedOps 52395177 # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching
system.cpu.cpi 1.313829 # CPI: cycles per instruction
system.cpu.ipc 0.761134 # IPC: instructions per cycle
system.cpu.tickCycles 2077217503 # Number of cycles that the object actually ticked
system.cpu.idleCycles 322331057 # Total number of cycles that the object has spent stopped
system.cpu.dcache.tags.replacements 9121997 # number of replacements
system.cpu.dcache.tags.tagsinuse 4080.675710 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 601828569 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 9126093 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 65.945917 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 16789907000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 4080.675710 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.996259 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.996259 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 108 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 1613 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 2310 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3 65 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 1231839903 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 1231839903 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data 443338834 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 443338834 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 158489735 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 158489735 # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data 601828569 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 601828569 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 601828569 # number of overall hits
system.cpu.dcache.overall_hits::total 601828569 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 7289569 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 7289569 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 2238767 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 2238767 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data 9528336 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 9528336 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 9528336 # number of overall misses
system.cpu.dcache.overall_misses::total 9528336 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 178039686000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 178039686000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 100958450500 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 100958450500 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 278998136500 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 278998136500 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 278998136500 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 278998136500 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 450628403 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 450628403 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 160728502 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 160728502 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 611356905 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 611356905 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 611356905 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 611356905 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.016176 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.016176 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.013929 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.013929 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.015586 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.015586 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.015586 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.015586 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24423.897490 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24423.897490 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 45095.559520 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45095.559520 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 29280.887712 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29280.887712 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 29280.887712 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29280.887712 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 3700624 # number of writebacks
system.cpu.dcache.writebacks::total 3700624 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 50811 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 50811 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 351432 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 351432 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 402243 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 402243 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 402243 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 402243 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7238758 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 7238758 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1887335 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 1887335 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 9126093 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 9126093 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 9126093 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 9126093 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 162083992000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 162083992000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 75948494500 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 75948494500 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 238032486500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 238032486500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 238032486500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 238032486500 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.016064 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.016064 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.011742 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.011742 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.014928 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.014928 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.014928 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.014928 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 22391.132844 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22391.132844 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 40241.130748 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40241.130748 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 26082.627747 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26082.627747 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 26082.627747 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26082.627747 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.tags.replacements 3 # number of replacements
system.cpu.icache.tags.tagsinuse 752.081160 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 598492713 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 959 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 624079.992701 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 752.081160 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.367227 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.367227 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 956 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 80 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4 876 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 0.466797 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 1196988303 # Number of tag accesses
system.cpu.icache.tags.data_accesses 1196988303 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 598492713 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 598492713 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 598492713 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 598492713 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 598492713 # number of overall hits
system.cpu.icache.overall_hits::total 598492713 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 959 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 959 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 959 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 959 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 959 # number of overall misses
system.cpu.icache.overall_misses::total 959 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 71027250 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 71027250 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 71027250 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 71027250 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 71027250 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 71027250 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 598493672 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 598493672 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 598493672 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 598493672 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 598493672 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 598493672 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000002 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000002 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000002 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000002 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000002 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000002 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 74063.868613 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74063.868613 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 74063.868613 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74063.868613 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 74063.868613 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74063.868613 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 959 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 959 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 959 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 959 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 959 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 959 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 68715750 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 68715750 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 68715750 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 68715750 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 68715750 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 68715750 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000002 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000002 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000002 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 71653.545360 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71653.545360 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 71653.545360 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71653.545360 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 71653.545360 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71653.545360 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements 1928296 # number of replacements
system.cpu.l2cache.tags.tagsinuse 30756.810610 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 8981713 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 1958100 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 4.586953 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 89009074750 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 14951.890642 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 43.293989 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 15761.625979 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.456295 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001321 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.481007 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.938623 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024 29804 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 166 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 21 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1226 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 12860 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 15531 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.909546 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 106466843 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 106466843 # Number of data accesses
system.cpu.l2cache.ReadReq_hits::cpu.data 6058136 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 6058136 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 3700624 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 3700624 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 1107885 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 1107885 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.data 7166021 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 7166021 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.data 7166021 # number of overall hits
system.cpu.l2cache.overall_hits::total 7166021 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 959 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 1180622 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 1181581 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 779450 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 779450 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 959 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 1960072 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 1961031 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 959 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 1960072 # number of overall misses
system.cpu.l2cache.overall_misses::total 1961031 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 67755750 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 94247592500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 94315348250 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 62933867000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 62933867000 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 67755750 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 157181459500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 157249215250 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 67755750 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 157181459500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 157249215250 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 959 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 7238758 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 7239717 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 3700624 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 3700624 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 1887335 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 1887335 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 959 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 9126093 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 9127052 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 959 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 9126093 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 9127052 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 1 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.163097 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.163208 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.412990 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.412990 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.214777 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.214859 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.214777 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.214859 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 70652.502607 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 79828.761873 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 79821.314197 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 80741.377895 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 80741.377895 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 70652.502607 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 80191.676377 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 80187.011450 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 70652.502607 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 80191.676377 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 80187.011450 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 1018242 # number of writebacks
system.cpu.l2cache.writebacks::total 1018242 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 959 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1180622 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 1181581 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 779450 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 779450 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 959 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 1960072 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 1961031 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 959 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 1960072 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 1961031 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 55699750 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 79417889000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 79473588750 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 53122771000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 53122771000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 55699750 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 132540660000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 132596359750 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 55699750 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 132540660000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 132596359750 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.163097 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.163208 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.412990 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.412990 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.214777 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.214859 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.214777 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.214859 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 58081.074035 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 67267.837631 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 67260.381430 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68154.174097 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68154.174097 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 58081.074035 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 67620.301703 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 67615.636749 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58081.074035 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 67620.301703 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 67615.636749 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.toL2Bus.trans_dist::ReadReq 7239717 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp 7239717 # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback 3700624 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 1887335 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 1887335 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1918 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 21952810 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 21954728 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 61376 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 820909888 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total 820971264 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops 0 # Total snoops (count)
system.cpu.toL2Bus.snoop_fanout::samples 12827676 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1 12827676 100.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total 12827676 # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy 10114462000 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 0.8 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 1635250 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 14011262000 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 1.2 # Layer utilization (%)
system.membus.trans_dist::ReadReq 1181581 # Transaction distribution
system.membus.trans_dist::ReadResp 1181581 # Transaction distribution
system.membus.trans_dist::Writeback 1018242 # Transaction distribution
system.membus.trans_dist::ReadExReq 779450 # Transaction distribution
system.membus.trans_dist::ReadExResp 779450 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 4940304 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 4940304 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 190673472 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 190673472 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 0 # Total snoops (count)
system.membus.snoop_fanout::samples 2979273 # Request fanout histogram
system.membus.snoop_fanout::mean 0 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 2979273 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 0 # Request fanout histogram
system.membus.snoop_fanout::total 2979273 # Request fanout histogram
system.membus.reqLayer0.occupancy 11833185000 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 1.0 # Layer utilization (%)
system.membus.respLayer1.occupancy 18446289250 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 1.5 # Layer utilization (%)
---------- End Simulation Statistics ----------
|