blob: 09d12ecbaa2fc515d6ea18e9b795c90ed6432266 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.685387 # Number of seconds simulated
sim_ticks 685386545000 # Number of ticks simulated
final_tick 685386545000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 166100 # Simulator instruction rate (inst/s)
host_op_rate 166100 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 65575812 # Simulator tick rate (ticks/s)
host_mem_usage 231660 # Number of bytes of host memory used
host_seconds 10451.82 # Real time elapsed on the host
sim_insts 1736043781 # Number of instructions simulated
sim_ops 1736043781 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.inst 61760 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 125792064 # Number of bytes read from this memory
system.physmem.bytes_read::total 125853824 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 61760 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 61760 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 65263104 # Number of bytes written to this memory
system.physmem.bytes_written::total 65263104 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 965 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 1965501 # Number of read requests responded to by this memory
system.physmem.num_reads::total 1966466 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 1019736 # Number of write requests responded to by this memory
system.physmem.num_writes::total 1019736 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 90110 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 183534481 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 183624591 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 90110 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 90110 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 95220871 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 95220871 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 95220871 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 90110 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 183534481 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 278845462 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 1966466 # Number of read requests accepted
system.physmem.writeReqs 1019736 # Number of write requests accepted
system.physmem.readBursts 1966466 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 1019736 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 125817344 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 36480 # Total number of bytes read from write queue
system.physmem.bytesWritten 65263104 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 125853824 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 65263104 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 570 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 119017 # Per bank write bursts
system.physmem.perBankRdBursts::1 114428 # Per bank write bursts
system.physmem.perBankRdBursts::2 116569 # Per bank write bursts
system.physmem.perBankRdBursts::3 118023 # Per bank write bursts
system.physmem.perBankRdBursts::4 118127 # Per bank write bursts
system.physmem.perBankRdBursts::5 117816 # Per bank write bursts
system.physmem.perBankRdBursts::6 120202 # Per bank write bursts
system.physmem.perBankRdBursts::7 124913 # Per bank write bursts
system.physmem.perBankRdBursts::8 127544 # Per bank write bursts
system.physmem.perBankRdBursts::9 130446 # Per bank write bursts
system.physmem.perBankRdBursts::10 129104 # Per bank write bursts
system.physmem.perBankRdBursts::11 130773 # Per bank write bursts
system.physmem.perBankRdBursts::12 126663 # Per bank write bursts
system.physmem.perBankRdBursts::13 125636 # Per bank write bursts
system.physmem.perBankRdBursts::14 122981 # Per bank write bursts
system.physmem.perBankRdBursts::15 123654 # Per bank write bursts
system.physmem.perBankWrBursts::0 61274 # Per bank write bursts
system.physmem.perBankWrBursts::1 61571 # Per bank write bursts
system.physmem.perBankWrBursts::2 60654 # Per bank write bursts
system.physmem.perBankWrBursts::3 61312 # Per bank write bursts
system.physmem.perBankWrBursts::4 61747 # Per bank write bursts
system.physmem.perBankWrBursts::5 63190 # Per bank write bursts
system.physmem.perBankWrBursts::6 64213 # Per bank write bursts
system.physmem.perBankWrBursts::7 65700 # Per bank write bursts
system.physmem.perBankWrBursts::8 65483 # Per bank write bursts
system.physmem.perBankWrBursts::9 65878 # Per bank write bursts
system.physmem.perBankWrBursts::10 65419 # Per bank write bursts
system.physmem.perBankWrBursts::11 65720 # Per bank write bursts
system.physmem.perBankWrBursts::12 64327 # Per bank write bursts
system.physmem.perBankWrBursts::13 64305 # Per bank write bursts
system.physmem.perBankWrBursts::14 64649 # Per bank write bursts
system.physmem.perBankWrBursts::15 64294 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 4 # Number of times write queue was full causing retry
system.physmem.totGap 685386422500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 1966466 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 1019736 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 1645035 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 231982 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 68923 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 19945 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 10 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 45483 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 45666 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 45709 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 45692 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 45696 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 45650 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 45681 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 45674 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 45697 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 45708 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 45706 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 45762 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 45739 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 45791 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 45957 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 46127 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 46326 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 47316 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 47486 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 47499 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 49473 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 48655 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 974 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 190 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 31 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 7 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 3 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 9 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 7 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 8 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 12 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 1821867 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 104.857955 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 80.098310 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 197.882118 # Bytes accessed per row activation
system.physmem.bytesPerActivate::64-65 1460616 80.17% 80.17% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-129 186071 10.21% 90.38% # Bytes accessed per row activation
system.physmem.bytesPerActivate::192-193 71892 3.95% 94.33% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-257 32365 1.78% 96.11% # Bytes accessed per row activation
system.physmem.bytesPerActivate::320-321 16766 0.92% 97.03% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-385 10653 0.58% 97.61% # Bytes accessed per row activation
system.physmem.bytesPerActivate::448-449 7007 0.38% 98.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-513 6870 0.38% 98.37% # Bytes accessed per row activation
system.physmem.bytesPerActivate::576-577 3886 0.21% 98.59% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-641 3166 0.17% 98.76% # Bytes accessed per row activation
system.physmem.bytesPerActivate::704-705 2723 0.15% 98.91% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-769 1980 0.11% 99.02% # Bytes accessed per row activation
system.physmem.bytesPerActivate::832-833 1594 0.09% 99.11% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-897 1502 0.08% 99.19% # Bytes accessed per row activation
system.physmem.bytesPerActivate::960-961 1242 0.07% 99.26% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1025 1240 0.07% 99.33% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1088-1089 1003 0.06% 99.38% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1152-1153 1017 0.06% 99.44% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1216-1217 831 0.05% 99.48% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1280-1281 807 0.04% 99.53% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1344-1345 751 0.04% 99.57% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1408-1409 2873 0.16% 99.72% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1472-1473 389 0.02% 99.75% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1536-1537 742 0.04% 99.79% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1600-1601 289 0.02% 99.80% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1664-1665 237 0.01% 99.82% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1728-1729 196 0.01% 99.83% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1792-1793 198 0.01% 99.84% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1856-1857 161 0.01% 99.85% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1920-1921 147 0.01% 99.85% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1984-1985 132 0.01% 99.86% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2048-2049 165 0.01% 99.87% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2112-2113 370 0.02% 99.89% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2176-2177 134 0.01% 99.90% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2240-2241 101 0.01% 99.90% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2304-2305 83 0.00% 99.91% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2368-2369 73 0.00% 99.91% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2432-2433 67 0.00% 99.92% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2496-2497 51 0.00% 99.92% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2560-2561 72 0.00% 99.92% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2624-2625 49 0.00% 99.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2688-2689 40 0.00% 99.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2752-2753 35 0.00% 99.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2816-2817 42 0.00% 99.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2880-2881 36 0.00% 99.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2944-2945 34 0.00% 99.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3008-3009 27 0.00% 99.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3072-3073 45 0.00% 99.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3136-3137 32 0.00% 99.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3200-3201 23 0.00% 99.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3264-3265 19 0.00% 99.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3328-3329 28 0.00% 99.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3392-3393 20 0.00% 99.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3456-3457 15 0.00% 99.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3520-3521 21 0.00% 99.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3584-3585 35 0.00% 99.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3648-3649 14 0.00% 99.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3712-3713 9 0.00% 99.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3776-3777 10 0.00% 99.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3840-3841 15 0.00% 99.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3904-3905 20 0.00% 99.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3968-3969 9 0.00% 99.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4032-4033 19 0.00% 99.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4096-4097 21 0.00% 99.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4160-4161 16 0.00% 99.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4224-4225 11 0.00% 99.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4288-4289 15 0.00% 99.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4352-4353 12 0.00% 99.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4416-4417 9 0.00% 99.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4480-4481 10 0.00% 99.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4544-4545 16 0.00% 99.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4608-4609 24 0.00% 99.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4672-4673 17 0.00% 99.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4736-4737 8 0.00% 99.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4800-4801 15 0.00% 99.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4864-4865 14 0.00% 99.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4928-4929 12 0.00% 99.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4992-4993 12 0.00% 99.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5056-5057 18 0.00% 99.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5120-5121 22 0.00% 99.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5184-5185 17 0.00% 99.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5248-5249 11 0.00% 99.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5312-5313 8 0.00% 99.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5376-5377 12 0.00% 99.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5440-5441 14 0.00% 99.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5504-5505 6 0.00% 99.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5568-5569 17 0.00% 99.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5632-5633 26 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5696-5697 14 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5760-5761 4 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5824-5825 11 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5888-5889 10 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5952-5953 9 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6016-6017 6 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6080-6081 14 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6144-6145 22 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6208-6209 13 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6272-6273 10 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6336-6337 9 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6400-6401 9 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6464-6465 10 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6528-6529 7 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6592-6593 17 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6656-6657 89 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6720-6721 2 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6784-6785 5 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6848-6849 28 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6912-6913 4 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7040-7041 1 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7104-7105 1 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7168-7169 7 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7296-7297 3 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7424-7425 1 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7552-7553 1 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7680-7681 3 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7744-7745 1 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7808-7809 2 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7936-7937 7 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8000-8001 1 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8064-8065 1 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8192-8193 123 0.01% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 1821867 # Bytes accessed per row activation
system.physmem.totQLat 24443368500 # Total ticks spent queuing
system.physmem.totMemAccLat 84807426000 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 9829480000 # Total ticks spent in databus transfers
system.physmem.totBankLat 50534577500 # Total ticks spent accessing banks
system.physmem.avgQLat 12433.70 # Average queueing delay per DRAM burst
system.physmem.avgBankLat 25705.62 # Average bank access latency per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 43139.32 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 183.57 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 95.22 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 183.62 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 95.22 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 2.18 # Data bus utilization in percentage
system.physmem.busUtilRead 1.43 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.74 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 0.12 # Average read queue length when enqueuing
system.physmem.avgWrQLen 10.01 # Average write queue length when enqueuing
system.physmem.readRowHits 819101 # Number of row buffer hits during reads
system.physmem.writeRowHits 344664 # Number of row buffer hits during writes
system.physmem.readRowHitRate 41.67 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 33.80 # Row buffer hit rate for writes
system.physmem.avgGap 229517.77 # Average gap between requests
system.physmem.pageHitRate 38.98 # Row buffer hit rate, read and write combined
system.physmem.prechargeAllPercent 7.14 # Percentage of time for which DRAM has all the banks in precharge state
system.membus.throughput 278845462 # Throughput (bytes/s)
system.membus.trans_dist::ReadReq 1191273 # Transaction distribution
system.membus.trans_dist::ReadResp 1191273 # Transaction distribution
system.membus.trans_dist::Writeback 1019736 # Transaction distribution
system.membus.trans_dist::ReadExReq 775193 # Transaction distribution
system.membus.trans_dist::ReadExResp 775193 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 4952668 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 4952668 # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 191116928 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total 191116928 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 191116928 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 11873404000 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 1.7 # Layer utilization (%)
system.membus.respLayer1.occupancy 18493738500 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 2.7 # Layer utilization (%)
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.branchPred.lookups 381642976 # Number of BP lookups
system.cpu.branchPred.condPredicted 296606399 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 16082111 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 262443817 # Number of BTB lookups
system.cpu.branchPred.BTBHits 259723367 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 98.963416 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 24699577 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 3003 # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.read_hits 613972689 # DTB read hits
system.cpu.dtb.read_misses 11257711 # DTB read misses
system.cpu.dtb.read_acv 0 # DTB read access violations
system.cpu.dtb.read_accesses 625230400 # DTB read accesses
system.cpu.dtb.write_hits 212364531 # DTB write hits
system.cpu.dtb.write_misses 7123508 # DTB write misses
system.cpu.dtb.write_acv 0 # DTB write access violations
system.cpu.dtb.write_accesses 219488039 # DTB write accesses
system.cpu.dtb.data_hits 826337220 # DTB hits
system.cpu.dtb.data_misses 18381219 # DTB misses
system.cpu.dtb.data_acv 0 # DTB access violations
system.cpu.dtb.data_accesses 844718439 # DTB accesses
system.cpu.itb.fetch_hits 391054896 # ITB hits
system.cpu.itb.fetch_misses 42 # ITB misses
system.cpu.itb.fetch_acv 0 # ITB acv
system.cpu.itb.fetch_accesses 391054938 # ITB accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 29 # Number of system calls
system.cpu.numCycles 1370773091 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles 402523002 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 3161115412 # Number of instructions fetch has processed
system.cpu.fetch.Branches 381642976 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 284422944 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 574525052 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 140645567 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 190952168 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 27 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 1444 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 391054896 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 8064214 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 1284797805 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.460399 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.144459 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 710272753 55.28% 55.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 42667609 3.32% 58.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 21782496 1.70% 60.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 39699327 3.09% 63.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 129330544 10.07% 73.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 61540269 4.79% 78.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 38580495 3.00% 81.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 28116157 2.19% 83.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 212808155 16.56% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 1284797805 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.278414 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.306082 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 434521910 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 172167391 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 542471492 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 18841651 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 116795361 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 58349498 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 879 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 3088463521 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 2045 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 116795361 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 457475867 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 116907635 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 7798 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 535572514 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 58038630 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 3006337354 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 608843 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 1808950 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 51752219 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 2247576032 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 3898866654 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 3898722180 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 144473 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 1376202963 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 871373069 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 157 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 156 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 123546719 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 679659315 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 255464076 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 67507479 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 36716823 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 2724801247 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 120 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 2509489521 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 3207288 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 979575578 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 416138423 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 91 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 1284797805 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.953217 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.971436 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 442944970 34.48% 34.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 203642722 15.85% 50.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 185470521 14.44% 64.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 153370563 11.94% 76.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 133097213 10.36% 87.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 80758631 6.29% 93.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 65098641 5.07% 98.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 15296137 1.19% 99.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 5118407 0.40% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 1284797805 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 2193136 11.83% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 11.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 11923525 64.32% 76.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 4420966 23.85% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 1643778581 65.50% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 107 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 275 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 16 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 160 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 33 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 24 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 65.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 641602507 25.57% 91.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 224107818 8.93% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 2509489521 # Type of FU issued
system.cpu.iq.rate 1.830711 # Inst issue rate
system.cpu.iq.fu_busy_cnt 18537627 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.007387 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 6323623582 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 3703265011 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 2413078875 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 1898180 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 1217876 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 850894 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 2527088869 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 938279 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 62595515 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 235063652 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 262733 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 107683 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 94735574 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 113 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 1541249 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 116795361 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 56591518 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 1298088 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 2866959659 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 8943399 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 679659315 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 255464076 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 120 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 282702 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 18018 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 107683 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 10360004 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 8558145 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 18918149 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 2462143246 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 625230973 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 47346275 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 142158292 # number of nop insts executed
system.cpu.iew.exec_refs 844719037 # number of memory reference insts executed
system.cpu.iew.exec_branches 300873221 # Number of branches executed
system.cpu.iew.exec_stores 219488064 # Number of stores executed
system.cpu.iew.exec_rate 1.796171 # Inst execution rate
system.cpu.iew.wb_sent 2441862108 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 2413929769 # cumulative count of insts written-back
system.cpu.iew.wb_producers 1388272639 # num instructions producing a value
system.cpu.iew.wb_consumers 1764258225 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.760999 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.786887 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 826504574 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 29 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 16081360 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 1168002444 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.558028 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.499439 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 654033697 56.00% 56.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 174911016 14.98% 70.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 86140681 7.38% 78.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 53576194 4.59% 82.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 34697975 2.97% 85.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 25994339 2.23% 88.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 21604457 1.85% 89.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 22883851 1.96% 91.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 94160234 8.06% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 1168002444 # Number of insts commited each cycle
system.cpu.commit.committedInsts 1819780126 # Number of instructions committed
system.cpu.commit.committedOps 1819780126 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 605324165 # Number of memory references committed
system.cpu.commit.loads 444595663 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 214632552 # Number of branches committed
system.cpu.commit.fp_insts 805525 # Number of committed floating point instructions.
system.cpu.commit.int_insts 1718967519 # Number of committed integer instructions.
system.cpu.commit.function_calls 16767440 # Number of function calls committed.
system.cpu.commit.bw_lim_events 94160234 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 3634347710 # The number of ROB reads
system.cpu.rob.rob_writes 5409463480 # The number of ROB writes
system.cpu.timesIdled 947782 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 85975286 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 1736043781 # Number of Instructions Simulated
system.cpu.committedOps 1736043781 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 1736043781 # Number of Instructions Simulated
system.cpu.cpi 0.789596 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.789596 # CPI: Total CPI of All Threads
system.cpu.ipc 1.266471 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.266471 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 3318031256 # number of integer regfile reads
system.cpu.int_regfile_writes 1931984794 # number of integer regfile writes
system.cpu.fp_regfile_reads 30556 # number of floating regfile reads
system.cpu.fp_regfile_writes 536 # number of floating regfile writes
system.cpu.misc_regfile_reads 25 # number of misc regfile reads
system.cpu.misc_regfile_writes 1 # number of misc regfile writes
system.cpu.toL2Bus.throughput 1205179048 # Throughput (bytes/s)
system.cpu.toL2Bus.trans_dist::ReadReq 7297603 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp 7297603 # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback 3725230 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 1883628 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 1883628 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1930 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 22085762 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 22087692 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 61760 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 825951744 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size::total 826013504 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 826013504 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 10178550909 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 1.5 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 1610000 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 14084464250 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 2.1 # Layer utilization (%)
system.cpu.icache.tags.replacements 1 # number of replacements
system.cpu.icache.tags.tagsinuse 773.100738 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 391053395 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 965 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 405236.678756 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 773.100738 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.377491 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.377491 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 964 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 56 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 1 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4 907 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 0.470703 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 782110757 # Number of tag accesses
system.cpu.icache.tags.data_accesses 782110757 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 391053395 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 391053395 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 391053395 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 391053395 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 391053395 # number of overall hits
system.cpu.icache.overall_hits::total 391053395 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1501 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1501 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1501 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1501 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1501 # number of overall misses
system.cpu.icache.overall_misses::total 1501 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 108152500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 108152500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 108152500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 108152500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 108152500 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 108152500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 391054896 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 391054896 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 391054896 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 391054896 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 391054896 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 391054896 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000004 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000004 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000004 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000004 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000004 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000004 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 72053.630913 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72053.630913 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 72053.630913 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72053.630913 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 72053.630913 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72053.630913 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 156 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 2 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 78 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 536 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 536 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 536 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 536 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 536 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 536 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 965 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 965 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 965 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 965 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 965 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 965 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 75095000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 75095000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 75095000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 75095000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 75095000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 75095000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000002 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000002 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000002 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77818.652850 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77818.652850 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77818.652850 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77818.652850 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77818.652850 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77818.652850 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements 1933762 # number of replacements
system.cpu.l2cache.tags.tagsinuse 31423.393947 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 9058762 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 1963540 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 4.613485 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 28354220250 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 14586.517425 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 26.834239 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 16810.042284 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.445145 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000819 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.513002 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.958966 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024 29778 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 146 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 978 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 594 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 17297 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 10763 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.908752 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 107098856 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 107098856 # Number of data accesses
system.cpu.l2cache.ReadReq_hits::cpu.data 6106330 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 6106330 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 3725230 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 3725230 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 1108435 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 1108435 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.data 7214765 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 7214765 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.data 7214765 # number of overall hits
system.cpu.l2cache.overall_hits::total 7214765 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 965 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 1190308 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 1191273 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 775193 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 775193 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 965 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 1965501 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 1966466 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 965 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 1965501 # number of overall misses
system.cpu.l2cache.overall_misses::total 1966466 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 74125000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 102633894750 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 102708019750 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 67309627250 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 67309627250 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 74125000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 169943522000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 170017647000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 74125000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 169943522000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 170017647000 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 965 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 7296638 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 7297603 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 3725230 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 3725230 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 1883628 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 1883628 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 965 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 9180266 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 9181231 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 965 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 9180266 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 9181231 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 1 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.163131 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.163242 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.411543 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.411543 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.214101 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.214183 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.214101 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.214183 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 76813.471503 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 86224.653409 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 86217.029808 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 86829.508587 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 86829.508587 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76813.471503 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 86463.208108 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 86458.472712 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76813.471503 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 86463.208108 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 86458.472712 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 1019736 # number of writebacks
system.cpu.l2cache.writebacks::total 1019736 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 965 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1190308 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 1191273 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 775193 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 775193 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 965 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 1965501 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 1966466 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 965 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 1965501 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 1966466 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 61971000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 87692417750 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 87754388750 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 57554177250 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 57554177250 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 61971000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 145246595000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 145308566000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 61971000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 145246595000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 145308566000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.163131 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.163242 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.411543 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.411543 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.214101 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.214183 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.214101 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.214183 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 64218.652850 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 73672.039296 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 73664.381506 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 74244.965125 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 74244.965125 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64218.652850 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 73898.001069 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 73893.251142 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64218.652850 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 73898.001069 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 73893.251142 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements 9176170 # number of replacements
system.cpu.dcache.tags.tagsinuse 4087.561673 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 694256138 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 9180266 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 75.624839 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 5178034250 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 4087.561673 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.997940 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.997940 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 690 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 2994 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 408 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3 4 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 1430860164 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 1430860164 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data 538716411 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 538716411 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 155539725 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 155539725 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 2 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 2 # number of LoadLockedReq hits
system.cpu.dcache.demand_hits::cpu.data 694256136 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 694256136 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 694256136 # number of overall hits
system.cpu.dcache.overall_hits::total 694256136 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 11395033 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 11395033 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 5188777 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 5188777 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 1 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 1 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 16583810 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 16583810 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 16583810 # number of overall misses
system.cpu.dcache.overall_misses::total 16583810 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 343354515500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 343354515500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 296317441834 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 296317441834 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 92250 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 92250 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 639671957334 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 639671957334 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 639671957334 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 639671957334 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 550111444 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 550111444 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 160728502 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 160728502 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 3 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 3 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 710839946 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 710839946 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 710839946 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 710839946 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.020714 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.020714 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.032283 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.032283 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.333333 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.333333 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.023330 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.023330 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.023330 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.023330 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 30131.945691 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30131.945691 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 57107.376523 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57107.376523 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 92250 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 92250 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 38572.074652 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38572.074652 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 38572.074652 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38572.074652 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 12375504 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 8646342 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 745563 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 65135 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 16.598871 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 132.744945 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 3725230 # number of writebacks
system.cpu.dcache.writebacks::total 3725230 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 4098384 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 4098384 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 3305161 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 3305161 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 7403545 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 7403545 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 7403545 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 7403545 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7296649 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 7296649 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1883616 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 1883616 # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 1 # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total 1 # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 9180265 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 9180265 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 9180265 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 9180265 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 171833895250 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 171833895250 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 80710616128 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 80710616128 # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 89750 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 89750 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 252544511378 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 252544511378 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 252544511378 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 252544511378 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.013264 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.013264 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.011719 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.011719 # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.333333 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.333333 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.012915 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.012915 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.012915 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.012915 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23549.700040 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23549.700040 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42848.763298 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42848.763298 # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 89750 # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 89750 # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 27509.501237 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27509.501237 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 27509.501237 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27509.501237 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|