blob: b5afab0916317371e1defac88f8960eccd700f81 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.601884 # Number of seconds simulated
sim_ticks 601884201500 # Number of ticks simulated
final_tick 601884201500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 130981 # Simulator instruction rate (inst/s)
host_op_rate 130981 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 45411041 # Simulator tick rate (ticks/s)
host_mem_usage 220420 # Number of bytes of host memory used
host_seconds 13254.14 # Real time elapsed on the host
sim_insts 1736043781 # Number of instructions simulated
sim_ops 1736043781 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 61824 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 138169152 # Number of bytes read from this memory
system.physmem.bytes_read::total 138230976 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 61824 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 61824 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 67208000 # Number of bytes written to this memory
system.physmem.bytes_written::total 67208000 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 966 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 2158893 # Number of read requests responded to by this memory
system.physmem.num_reads::total 2159859 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 1050125 # Number of write requests responded to by this memory
system.physmem.num_writes::total 1050125 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 102717 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 229561021 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 229663739 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 102717 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 102717 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 111662675 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 111662675 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 111662675 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 102717 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 229561021 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 341326414 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.read_hits 610881152 # DTB read hits
system.cpu.dtb.read_misses 10794363 # DTB read misses
system.cpu.dtb.read_acv 0 # DTB read access violations
system.cpu.dtb.read_accesses 621675515 # DTB read accesses
system.cpu.dtb.write_hits 207421516 # DTB write hits
system.cpu.dtb.write_misses 6613595 # DTB write misses
system.cpu.dtb.write_acv 0 # DTB write access violations
system.cpu.dtb.write_accesses 214035111 # DTB write accesses
system.cpu.dtb.data_hits 818302668 # DTB hits
system.cpu.dtb.data_misses 17407958 # DTB misses
system.cpu.dtb.data_acv 0 # DTB access violations
system.cpu.dtb.data_accesses 835710626 # DTB accesses
system.cpu.itb.fetch_hits 399285601 # ITB hits
system.cpu.itb.fetch_misses 63 # ITB misses
system.cpu.itb.fetch_acv 0 # ITB acv
system.cpu.itb.fetch_accesses 399285664 # ITB accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 29 # Number of system calls
system.cpu.numCycles 1203768404 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 378661928 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 290874773 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 18850616 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 264881962 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 260540807 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 25136701 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 6159 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 410735894 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 3138932224 # Number of instructions fetch has processed
system.cpu.fetch.Branches 378661928 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 285677508 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 572729793 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 132567804 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 108566970 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 30 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 1302 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 399285601 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 10259418 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 1199047347 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.617855 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.169243 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 626317554 52.23% 52.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 42572057 3.55% 55.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 22209930 1.85% 57.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 40806426 3.40% 61.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 126340363 10.54% 71.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 63640386 5.31% 76.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 40565082 3.38% 80.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 30197237 2.52% 82.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 206398312 17.21% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 1199047347 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.314564 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.607588 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 438876145 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 95310008 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 542739947 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 15108786 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 107012461 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 60159953 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 978 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 3060008107 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 2177 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 107012461 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 459450274 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 50562010 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 5044 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 536182540 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 45835018 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 2978218339 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 422353 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 1724352 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 41499068 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 2227532255 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 3846059420 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 3844664884 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 1394536 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 1376202963 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 851329292 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 212 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 209 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 95534350 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 674543157 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 250165929 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 60031674 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 34641501 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 2674307937 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 181 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 2477606155 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 3178446 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 927538702 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 394492556 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 152 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 1199047347 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 2.066312 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.969260 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 374590988 31.24% 31.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 190702947 15.90% 47.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 181537142 15.14% 62.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 153695699 12.82% 75.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 136730734 11.40% 86.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 80190081 6.69% 93.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 61698536 5.15% 98.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 14532490 1.21% 99.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 5368730 0.45% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 1199047347 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 2248592 11.88% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 11.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 12188219 64.39% 76.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 4492341 23.73% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 1617099394 65.27% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 98 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 284 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 17 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 161 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 32 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 25 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 65.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 639262195 25.80% 91.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 221243949 8.93% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 2477606155 # Type of FU issued
system.cpu.iq.rate 2.058208 # Inst issue rate
system.cpu.iq.fu_busy_cnt 18929152 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.007640 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 6174384179 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 3600600502 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 2375948293 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 1983076 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 1349305 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 869249 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 2495560681 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 974626 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 56273066 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 229947494 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 250240 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 104617 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 89437427 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 223 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 81293 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 107012461 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 18493719 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 964338 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 2816222496 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 17539215 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 674543157 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 250165929 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 181 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 222443 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 13054 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 104617 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 13266110 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 8853005 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 22119115 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 2426782897 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 621677051 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 50823258 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 141914378 # number of nop insts executed
system.cpu.iew.exec_refs 835712197 # number of memory reference insts executed
system.cpu.iew.exec_branches 297017404 # Number of branches executed
system.cpu.iew.exec_stores 214035146 # Number of stores executed
system.cpu.iew.exec_rate 2.015988 # Inst execution rate
system.cpu.iew.wb_sent 2405357276 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 2376817542 # cumulative count of insts written-back
system.cpu.iew.wb_producers 1361466858 # num instructions producing a value
system.cpu.iew.wb_consumers 1724557006 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.974481 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.789459 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 756599351 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 29 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 18849719 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 1092034886 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.666412 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.514594 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 565812226 51.81% 51.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 181963708 16.66% 68.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 91431923 8.37% 76.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 53287438 4.88% 81.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 36685843 3.36% 85.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 28834990 2.64% 87.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 22491649 2.06% 89.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 22994830 2.11% 91.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 88532279 8.11% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 1092034886 # Number of insts commited each cycle
system.cpu.commit.committedInsts 1819780126 # Number of instructions committed
system.cpu.commit.committedOps 1819780126 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 605324165 # Number of memory references committed
system.cpu.commit.loads 444595663 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 214632552 # Number of branches committed
system.cpu.commit.fp_insts 805525 # Number of committed floating point instructions.
system.cpu.commit.int_insts 1718967519 # Number of committed integer instructions.
system.cpu.commit.function_calls 16767440 # Number of function calls committed.
system.cpu.commit.bw_lim_events 88532279 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 3494102884 # The number of ROB reads
system.cpu.rob.rob_writes 5259875951 # The number of ROB writes
system.cpu.timesIdled 272602 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 4721057 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 1736043781 # Number of Instructions Simulated
system.cpu.committedOps 1736043781 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 1736043781 # Number of Instructions Simulated
system.cpu.cpi 0.693397 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.693397 # CPI: Total CPI of All Threads
system.cpu.ipc 1.442174 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.442174 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 3262431101 # number of integer regfile reads
system.cpu.int_regfile_writes 1906790236 # number of integer regfile writes
system.cpu.fp_regfile_reads 51143 # number of floating regfile reads
system.cpu.fp_regfile_writes 554 # number of floating regfile writes
system.cpu.misc_regfile_reads 25 # number of misc regfile reads
system.cpu.misc_regfile_writes 1 # number of misc regfile writes
system.cpu.icache.replacements 1 # number of replacements
system.cpu.icache.tagsinuse 770.355491 # Cycle average of tags in use
system.cpu.icache.total_refs 399284112 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 966 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 413337.590062 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 770.355491 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.376150 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.376150 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 399284112 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 399284112 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 399284112 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 399284112 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 399284112 # number of overall hits
system.cpu.icache.overall_hits::total 399284112 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1489 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1489 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1489 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1489 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1489 # number of overall misses
system.cpu.icache.overall_misses::total 1489 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 51254000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 51254000 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 51254000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 51254000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 51254000 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 51254000 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 399285601 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 399285601 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 399285601 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 399285601 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 399285601 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 399285601 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000004 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000004 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000004 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000004 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000004 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000004 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 34421.759570 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34421.759570 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 34421.759570 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34421.759570 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 34421.759570 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34421.759570 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 523 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 523 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 523 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 523 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 523 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 523 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 966 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 966 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 966 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 966 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 966 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 966 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 36312000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 36312000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 36312000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 36312000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 36312000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 36312000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000002 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000002 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000002 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 37590.062112 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37590.062112 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 37590.062112 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37590.062112 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 37590.062112 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37590.062112 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 9176158 # number of replacements
system.cpu.dcache.tagsinuse 4085.718246 # Cycle average of tags in use
system.cpu.dcache.total_refs 700542179 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 9180254 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 76.309673 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 5701764000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 4085.718246 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.997490 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.997490 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 544702732 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 544702732 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 155839442 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 155839442 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 5 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 5 # number of LoadLockedReq hits
system.cpu.dcache.demand_hits::cpu.data 700542174 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 700542174 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 700542174 # number of overall hits
system.cpu.dcache.overall_hits::total 700542174 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 9892344 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 9892344 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 4889060 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 4889060 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 1 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 1 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 14781404 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 14781404 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 14781404 # number of overall misses
system.cpu.dcache.overall_misses::total 14781404 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 135375372000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 135375372000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 128493017298 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 128493017298 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 42500 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 42500 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 263868389298 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 263868389298 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 263868389298 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 263868389298 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 554595076 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 554595076 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 160728502 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 160728502 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 6 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 6 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 715323578 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 715323578 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 715323578 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 715323578 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.017837 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.017837 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.030418 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.030418 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.166667 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.166667 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.020664 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.020664 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.020664 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.020664 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13684.862961 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13684.862961 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 26281.742768 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26281.742768 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 42500 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 42500 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 17851.375235 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17851.375235 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 17851.375235 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17851.375235 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 54186258 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 2148410500 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 10025 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 65117 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 5405.113017 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 32993.081684 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 3416507 # number of writebacks
system.cpu.dcache.writebacks::total 3416507 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 2595838 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 2595838 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 3005313 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 3005313 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 5601151 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 5601151 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 5601151 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 5601151 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7296506 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 7296506 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1883747 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 1883747 # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 1 # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total 1 # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 9180253 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 9180253 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 9180253 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 9180253 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 63651885000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 63651885000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 32596175026 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 32596175026 # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 40500 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 40500 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 96248060026 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 96248060026 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 96248060026 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 96248060026 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.013156 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.013156 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.011720 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.011720 # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.166667 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.166667 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.012834 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.012834 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.012834 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.012834 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 8723.611685 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 8723.611685 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 17303.902820 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17303.902820 # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 40500 # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40500 # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 10484.249184 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10484.249184 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 10484.249184 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10484.249184 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 2143403 # number of replacements
system.cpu.l2cache.tagsinuse 30886.044156 # Cycle average of tags in use
system.cpu.l2cache.total_refs 8540338 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 2173098 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 3.930029 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 106236291500 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 14425.723577 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 30.926005 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 16429.394573 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.440238 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.000944 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.501385 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.942567 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.data 5920206 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 5920206 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 3416507 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 3416507 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 1101155 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 1101155 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.data 7021361 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 7021361 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.data 7021361 # number of overall hits
system.cpu.l2cache.overall_hits::total 7021361 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 966 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 1376292 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 1377258 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 782601 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 782601 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 966 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 2158893 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 2159859 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 966 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 2158893 # number of overall misses
system.cpu.l2cache.overall_misses::total 2159859 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 35332000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 49455599500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 49490931500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 28985235156 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 28985235156 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 35332000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 78440834656 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 78476166656 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 35332000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 78440834656 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 78476166656 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 966 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 7296498 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 7297464 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 3416507 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 3416507 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 1883756 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 1883756 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 966 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 9180254 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 9181220 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 966 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 9180254 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 9181220 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 1 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.188624 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.188731 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.415447 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.415447 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.235167 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.235247 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.235167 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.235247 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 36575.569358 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 35933.943887 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 35934.393919 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 37037.053564 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 37037.053564 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 36575.569358 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 36333.822314 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 36333.930435 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 36575.569358 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 36333.822314 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 36333.930435 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 23861689 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 3922 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs 6084.061448 # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 1050125 # number of writebacks
system.cpu.l2cache.writebacks::total 1050125 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 966 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1376292 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 1377258 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 782601 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 782601 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 966 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 2158893 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 2159859 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 966 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 2158893 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 2159859 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 32266500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 45051953000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 45084219500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 26472928656 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 26472928656 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 32266500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 71524881656 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 71557148156 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 32266500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 71524881656 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 71557148156 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.188624 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.188731 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.415447 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.415447 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.235167 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.235247 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.235167 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.235247 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 33402.173913 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 32734.298390 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 32734.766834 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 33826.852580 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 33826.852580 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 33402.173913 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 33130.350442 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 33130.472015 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 33402.173913 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 33130.350442 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 33130.472015 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|