1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
|
---------- Begin Simulation Statistics ----------
sim_seconds 1.121241 # Number of seconds simulated
sim_ticks 1121241432500 # Number of ticks simulated
final_tick 1121241432500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 170583 # Simulator instruction rate (inst/s)
host_op_rate 183778 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 123831111 # Simulator tick rate (ticks/s)
host_mem_usage 241824 # Number of bytes of host memory used
host_seconds 9054.60 # Real time elapsed on the host
sim_insts 1544563087 # Number of instructions simulated
sim_ops 1664032480 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.inst 50560 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 131525952 # Number of bytes read from this memory
system.physmem.bytes_read::total 131576512 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 50560 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 50560 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 66977984 # Number of bytes written to this memory
system.physmem.bytes_written::total 66977984 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 790 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 2055093 # Number of read requests responded to by this memory
system.physmem.num_reads::total 2055883 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 1046531 # Number of write requests responded to by this memory
system.physmem.num_writes::total 1046531 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 45093 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 117303864 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 117348956 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 45093 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 45093 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 59735559 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 59735559 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 59735559 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 45093 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 117303864 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 177084516 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 2055883 # Number of read requests accepted
system.physmem.writeReqs 1046531 # Number of write requests accepted
system.physmem.readBursts 2055883 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 1046531 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 131490688 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 85824 # Total number of bytes read from write queue
system.physmem.bytesWritten 66976384 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 131576512 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 66977984 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 1341 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 127988 # Per bank write bursts
system.physmem.perBankRdBursts::1 125250 # Per bank write bursts
system.physmem.perBankRdBursts::2 122092 # Per bank write bursts
system.physmem.perBankRdBursts::3 124158 # Per bank write bursts
system.physmem.perBankRdBursts::4 123330 # Per bank write bursts
system.physmem.perBankRdBursts::5 123315 # Per bank write bursts
system.physmem.perBankRdBursts::6 123951 # Per bank write bursts
system.physmem.perBankRdBursts::7 124319 # Per bank write bursts
system.physmem.perBankRdBursts::8 132052 # Per bank write bursts
system.physmem.perBankRdBursts::9 134015 # Per bank write bursts
system.physmem.perBankRdBursts::10 132327 # Per bank write bursts
system.physmem.perBankRdBursts::11 133706 # Per bank write bursts
system.physmem.perBankRdBursts::12 133817 # Per bank write bursts
system.physmem.perBankRdBursts::13 133969 # Per bank write bursts
system.physmem.perBankRdBursts::14 129938 # Per bank write bursts
system.physmem.perBankRdBursts::15 130315 # Per bank write bursts
system.physmem.perBankWrBursts::0 65788 # Per bank write bursts
system.physmem.perBankWrBursts::1 64148 # Per bank write bursts
system.physmem.perBankWrBursts::2 62323 # Per bank write bursts
system.physmem.perBankWrBursts::3 62858 # Per bank write bursts
system.physmem.perBankWrBursts::4 62842 # Per bank write bursts
system.physmem.perBankWrBursts::5 62926 # Per bank write bursts
system.physmem.perBankWrBursts::6 64344 # Per bank write bursts
system.physmem.perBankWrBursts::7 65270 # Per bank write bursts
system.physmem.perBankWrBursts::8 67114 # Per bank write bursts
system.physmem.perBankWrBursts::9 67597 # Per bank write bursts
system.physmem.perBankWrBursts::10 67253 # Per bank write bursts
system.physmem.perBankWrBursts::11 67655 # Per bank write bursts
system.physmem.perBankWrBursts::12 67032 # Per bank write bursts
system.physmem.perBankWrBursts::13 67505 # Per bank write bursts
system.physmem.perBankWrBursts::14 66189 # Per bank write bursts
system.physmem.perBankWrBursts::15 65662 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 1121241338000 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 2055883 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 1046531 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 1926751 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 127772 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 19 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 32090 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 33564 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 56918 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 60994 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 61458 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 61482 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 61483 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 61490 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 61494 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 61503 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 61511 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 61551 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 62299 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 61830 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 61881 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 62640 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 61233 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 60987 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 91 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 15 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 1919691 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 103.383938 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 81.729389 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 124.654868 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 1494811 77.87% 77.87% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 305161 15.90% 93.76% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 53151 2.77% 96.53% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 21323 1.11% 97.64% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 13050 0.68% 98.32% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 7398 0.39% 98.71% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 5428 0.28% 98.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 5020 0.26% 99.25% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 14349 0.75% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 1919691 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 60985 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 33.641650 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 160.664141 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-1023 60945 99.93% 99.93% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1024-2047 17 0.03% 99.96% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::2048-3071 9 0.01% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::3072-4095 6 0.01% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::4096-5119 3 0.00% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::10240-11263 1 0.00% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::12288-13311 2 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::13312-14335 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::22528-23551 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 60985 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 60985 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 17.160056 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 17.125150 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 1.096252 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16 27287 44.74% 44.74% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::17 1323 2.17% 46.91% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::18 28176 46.20% 93.11% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::19 3806 6.24% 99.36% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20 330 0.54% 99.90% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::21 51 0.08% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::22 9 0.01% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::23 2 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::26 1 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 60985 # Writes before turning the bus around for reads
system.physmem.totQLat 38434561000 # Total ticks spent queuing
system.physmem.totMemAccLat 76957223500 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 10272710000 # Total ticks spent in databus transfers
system.physmem.avgQLat 18707.12 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 37457.12 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 117.27 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 59.73 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 117.35 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 59.74 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 1.38 # Data bus utilization in percentage
system.physmem.busUtilRead 0.92 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.47 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.02 # Average read queue length when enqueuing
system.physmem.avgWrQLen 25.03 # Average write queue length when enqueuing
system.physmem.readRowHits 774810 # Number of row buffer hits during reads
system.physmem.writeRowHits 406537 # Number of row buffer hits during writes
system.physmem.readRowHitRate 37.71 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 38.85 # Row buffer hit rate for writes
system.physmem.avgGap 361409.32 # Average gap between requests
system.physmem.pageHitRate 38.09 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 7080832080 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 3863549250 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 7756031400 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 3308033520 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 73233657120 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 422818284195 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 301848259500 # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy 819908647065 # Total energy per rank (pJ)
system.physmem_0.averagePower 731.254419 # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE 499427924250 # Time in different power states
system.physmem_0.memoryStateTime::REF 37440520000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_0.memoryStateTime::ACT 584369735750 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem_1.actEnergy 7432016760 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 4055167875 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 8269029600 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 3473325360 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 73233657120 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 431345081205 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 294368613000 # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy 822176890920 # Total energy per rank (pJ)
system.physmem_1.averagePower 733.277404 # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE 486933261750 # Time in different power states
system.physmem_1.memoryStateTime::REF 37440520000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_1.memoryStateTime::ACT 596864300250 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.cpu.branchPred.lookups 240141357 # Number of BP lookups
system.cpu.branchPred.condPredicted 186745174 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 14595264 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 132286195 # Number of BTB lookups
system.cpu.branchPred.BTBHits 122283419 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 92.438534 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 15659523 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 15 # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.dtb.walker.walks 0 # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.itb.walker.walks 0 # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 46 # Number of system calls
system.cpu.numCycles 2242482865 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 1544563087 # Number of instructions committed
system.cpu.committedOps 1664032480 # Number of ops (including micro ops) committed
system.cpu.discardedOps 40063388 # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching
system.cpu.cpi 1.451856 # CPI: cycles per instruction
system.cpu.ipc 0.688774 # IPC: instructions per cycle
system.cpu.tickCycles 1838984644 # Number of cycles that the object actually ticked
system.cpu.idleCycles 403498221 # Total number of cycles that the object has spent stopped
system.cpu.dcache.tags.replacements 9223361 # number of replacements
system.cpu.dcache.tags.tagsinuse 4085.642531 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 624067002 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 9227457 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 67.631526 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 9813070000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 4085.642531 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.997471 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.997471 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 255 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 1217 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 2563 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3 61 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 1276544027 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 1276544027 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data 453735352 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 453735352 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 170331527 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 170331527 # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data 1 # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total 1 # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 61 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 61 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 61 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 61 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 624066879 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 624066879 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 624066880 # number of overall hits
system.cpu.dcache.overall_hits::total 624066880 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 7336761 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 7336761 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 2254520 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 2254520 # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data 2 # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total 2 # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data 9591281 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 9591281 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 9591283 # number of overall misses
system.cpu.dcache.overall_misses::total 9591283 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 192442274246 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 192442274246 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 109711140250 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 109711140250 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 302153414496 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 302153414496 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 302153414496 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 302153414496 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 461072113 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 461072113 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 172586047 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 172586047 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data 3 # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total 3 # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 61 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 61 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 61 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 61 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 633658160 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 633658160 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 633658163 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 633658163 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.015912 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.015912 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.013063 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.013063 # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.666667 # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total 0.666667 # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.015136 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.015136 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.015136 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.015136 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 26229.868227 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26229.868227 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48662.748723 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48662.748723 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 31502.925886 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31502.925886 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 31502.919317 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31502.919317 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 3701040 # number of writebacks
system.cpu.dcache.writebacks::total 3701040 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 208 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 208 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 363617 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 363617 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 363825 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 363825 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 363825 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 363825 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7336553 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 7336553 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1890903 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 1890903 # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 1 # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total 1 # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 9227456 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 9227456 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 9227457 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 9227457 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 181020814754 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 181020814754 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 83976850000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 83976850000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 73750 # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 73750 # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 264997664754 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 264997664754 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 264997738504 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 264997738504 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.015912 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.015912 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.010956 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.010956 # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.333333 # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.333333 # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.014562 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.014562 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.014562 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.014562 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24673.823627 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24673.823627 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44410.977189 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44410.977189 # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 73750 # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 73750 # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 28718.388335 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28718.388335 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 28718.393215 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28718.393215 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.tags.replacements 32 # number of replacements
system.cpu.icache.tags.tagsinuse 661.433391 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 466139348 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 823 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 566390.459295 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 661.433391 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.322966 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.322966 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 791 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 32 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 6 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4 753 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 0.386230 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 932281165 # Number of tag accesses
system.cpu.icache.tags.data_accesses 932281165 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 466139348 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 466139348 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 466139348 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 466139348 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 466139348 # number of overall hits
system.cpu.icache.overall_hits::total 466139348 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 823 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 823 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 823 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 823 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 823 # number of overall misses
system.cpu.icache.overall_misses::total 823 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 63711749 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 63711749 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 63711749 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 63711749 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 63711749 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 63711749 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 466140171 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 466140171 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 466140171 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 466140171 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 466140171 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 466140171 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000002 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000002 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000002 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000002 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000002 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000002 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 77414.032807 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77414.032807 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 77414.032807 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77414.032807 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 77414.032807 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77414.032807 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 823 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 823 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 823 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 823 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 823 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 823 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 62143751 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 62143751 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 62143751 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 62143751 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 62143751 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 62143751 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000002 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000002 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000002 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75508.810450 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75508.810450 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75508.810450 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75508.810450 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75508.810450 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75508.810450 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements 2023178 # number of replacements
system.cpu.l2cache.tags.tagsinuse 31261.935104 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 8984732 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 2052953 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 4.376492 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 59841737750 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 14973.678994 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 26.751537 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 16261.504573 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.456960 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000816 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.496262 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.954039 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024 29775 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 91 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 31 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1246 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 12852 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 15555 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.908661 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 107378416 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 107378416 # Number of data accesses
system.cpu.l2cache.ReadReq_hits::cpu.inst 32 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 6081604 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 6081636 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 3701040 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 3701040 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 1090756 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 1090756 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 32 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 7172360 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 7172392 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 32 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 7172360 # number of overall hits
system.cpu.l2cache.overall_hits::total 7172392 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 791 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 1254950 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 1255741 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 800147 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 800147 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 791 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 2055097 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 2055888 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 791 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 2055097 # number of overall misses
system.cpu.l2cache.overall_misses::total 2055888 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 60983250 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 109821544000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 109882527250 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 70568052000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 70568052000 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 60983250 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 180389596000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 180450579250 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 60983250 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 180389596000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 180450579250 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 823 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 7336554 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 7337377 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 3701040 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 3701040 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 1890903 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 1890903 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 823 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 9227457 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 9228280 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 823 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 9227457 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 9228280 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.961118 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.171054 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.171143 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.423156 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.423156 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.961118 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.222715 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.222781 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.961118 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.222715 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.222781 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 77096.396966 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 87510.692856 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 87504.132819 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 88193.859378 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 88193.859378 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 77096.396966 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 87776.682074 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 87772.572849 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 77096.396966 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 87776.682074 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 87772.572849 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 1046531 # number of writebacks
system.cpu.l2cache.writebacks::total 1046531 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 4 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 5 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 4 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 5 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 4 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 5 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 790 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1254946 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 1255736 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 800147 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 800147 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 790 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 2055093 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 2055883 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 790 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 2055093 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 2055883 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 51082250 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 93955002000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 94006084250 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 60459126500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 60459126500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 51082250 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 154414128500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 154465210750 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 51082250 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 154414128500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 154465210750 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.959903 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.171054 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.171142 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.423156 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.423156 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.959903 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.222715 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.222781 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.959903 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.222715 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.222781 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 64661.075949 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 74867.764828 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 74861.343666 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 75560.023971 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 75560.023971 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64661.075949 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 75137.294760 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 75133.269135 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64661.075949 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 75137.294760 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 75133.269135 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.toL2Bus.trans_dist::ReadReq 7337377 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp 7337377 # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback 3701040 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 1890903 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 1890903 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1646 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 22155954 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 22157600 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 52672 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 827423808 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total 827476480 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops 0 # Total snoops (count)
system.cpu.toL2Bus.snoop_fanout::samples 12929320 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean 3 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::3 12929320 100.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::4 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value 3 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value 3 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total 12929320 # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy 10165700000 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 0.9 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 1401249 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 14190167496 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 1.3 # Layer utilization (%)
system.membus.trans_dist::ReadReq 1255736 # Transaction distribution
system.membus.trans_dist::ReadResp 1255736 # Transaction distribution
system.membus.trans_dist::Writeback 1046531 # Transaction distribution
system.membus.trans_dist::ReadExReq 800147 # Transaction distribution
system.membus.trans_dist::ReadExResp 800147 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 5158297 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 5158297 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 198554496 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 198554496 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 0 # Total snoops (count)
system.membus.snoop_fanout::samples 3102414 # Request fanout histogram
system.membus.snoop_fanout::mean 0 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 3102414 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 0 # Request fanout histogram
system.membus.snoop_fanout::total 3102414 # Request fanout histogram
system.membus.reqLayer0.occupancy 7944829000 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.7 # Layer utilization (%)
system.membus.respLayer1.occupancy 11243795750 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 1.0 # Layer utilization (%)
---------- End Simulation Statistics ----------
|