blob: 45a43d0accc57d2dbceac3571c220784c7748bd8 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.463994 # Number of seconds simulated
sim_ticks 463993693500 # Number of ticks simulated
final_tick 463993693500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 212934 # Simulator instruction rate (inst/s)
host_op_rate 237543 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 63966219 # Simulator tick rate (ticks/s)
host_mem_usage 224764 # Number of bytes of host memory used
host_seconds 7253.73 # Real time elapsed on the host
sim_insts 1544563066 # Number of instructions simulated
sim_ops 1723073879 # Number of ops (including micro ops) simulated
system.physmem.bytes_read 189795648 # Number of bytes read from this memory
system.physmem.bytes_inst_read 49344 # Number of instructions bytes read from this memory
system.physmem.bytes_written 78222144 # Number of bytes written to this memory
system.physmem.num_reads 2965557 # Number of read requests responded to by this memory
system.physmem.num_writes 1222221 # Number of write requests responded to by this memory
system.physmem.num_other 0 # Number of other requests responded to by this memory
system.physmem.bw_read 409047904 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read 106346 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write 168584498 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total 577632403 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 46 # Number of system calls
system.cpu.numCycles 927987388 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 300553850 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 246366147 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 16098585 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 170916236 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 156311774 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 18335288 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 425 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 292740519 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 2158326699 # Number of instructions fetch has processed
system.cpu.fetch.Branches 300553850 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 174647062 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 429206926 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 83759589 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 129259054 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 6 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 200 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 283730265 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 5372560 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 918446800 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.613763 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.238744 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 489239924 53.27% 53.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 23020148 2.51% 55.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 38764254 4.22% 60.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 47809734 5.21% 65.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 40766066 4.44% 69.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 46976906 5.11% 74.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 39072572 4.25% 79.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 18137057 1.97% 80.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 174660139 19.02% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 918446800 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.323877 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.325815 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 322039794 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 109288431 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 403236235 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 16643003 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 67239337 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 46165390 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 810 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 2346870217 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 2646 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 67239337 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 343676895 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 50827249 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 9551 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 397069716 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 59624052 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 2289998307 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 23088 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 4666333 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 46320806 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 5 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 2264655243 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 10570139009 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 10570134861 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 4148 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 1706319999 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 558335244 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 4462 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 4454 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 136929133 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 624839821 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 218742392 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 85961960 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 66558298 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 2190567677 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 692 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 2016055896 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 4892741 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 462785080 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 1074735939 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 515 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 918446800 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 2.195071 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.923309 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 251194344 27.35% 27.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 138877340 15.12% 42.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 158309179 17.24% 59.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 116273452 12.66% 72.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 125754756 13.69% 86.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 75525220 8.22% 94.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 39163504 4.26% 98.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 10678346 1.16% 99.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 2670659 0.29% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 918446800 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 824240 3.28% 3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 4827 0.02% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 19025079 75.82% 79.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 5238831 20.88% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 1234276939 61.22% 61.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 932607 0.05% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 2 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 77 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 3 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 29 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 14 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 61.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 587048024 29.12% 90.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 193798201 9.61% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 2016055896 # Type of FU issued
system.cpu.iq.rate 2.172504 # Inst issue rate
system.cpu.iq.fu_busy_cnt 25092977 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.012447 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 4980543862 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 2653539100 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 1958126109 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 448 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 790 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 172 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 2041148646 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 227 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 63700277 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 138913044 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 284373 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 189336 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 43895340 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 451092 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 67239337 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 23164250 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 1316440 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 2190576494 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 5585867 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 624839821 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 218742392 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 626 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 207277 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 49894 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 189336 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 8626288 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 10208500 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 18834788 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 1986583692 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 572477440 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 29472204 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 8125 # number of nop insts executed
system.cpu.iew.exec_refs 763312359 # number of memory reference insts executed
system.cpu.iew.exec_branches 238194699 # Number of branches executed
system.cpu.iew.exec_stores 190834919 # Number of stores executed
system.cpu.iew.exec_rate 2.140744 # Inst execution rate
system.cpu.iew.wb_sent 1967109112 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 1958126281 # cumulative count of insts written-back
system.cpu.iew.wb_producers 1296093484 # num instructions producing a value
system.cpu.iew.wb_consumers 2068479796 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 2.110079 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.626592 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 1544563084 # The number of committed instructions
system.cpu.commit.commitCommittedOps 1723073897 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 467569115 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 177 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 16098007 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 851207464 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 2.024270 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.756192 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 362905349 42.63% 42.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 192760849 22.65% 65.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 73571189 8.64% 73.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 35131293 4.13% 78.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 18689200 2.20% 80.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 30622248 3.60% 83.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 19666355 2.31% 86.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 10977227 1.29% 87.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 106883754 12.56% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 851207464 # Number of insts commited each cycle
system.cpu.commit.committedInsts 1544563084 # Number of instructions committed
system.cpu.commit.committedOps 1723073897 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 660773829 # Number of memory references committed
system.cpu.commit.loads 485926777 # Number of loads committed
system.cpu.commit.membars 62 # Number of memory barriers committed
system.cpu.commit.branches 213462371 # Number of branches committed
system.cpu.commit.fp_insts 36 # Number of committed floating point instructions.
system.cpu.commit.int_insts 1536941877 # Number of committed integer instructions.
system.cpu.commit.function_calls 13665177 # Number of function calls committed.
system.cpu.commit.bw_lim_events 106883754 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 2934966123 # The number of ROB reads
system.cpu.rob.rob_writes 4448699546 # The number of ROB writes
system.cpu.timesIdled 899596 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 9540588 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 1544563066 # Number of Instructions Simulated
system.cpu.committedOps 1723073879 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 1544563066 # Number of Instructions Simulated
system.cpu.cpi 0.600809 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.600809 # CPI: Total CPI of All Threads
system.cpu.ipc 1.664422 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.664422 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 9951953141 # number of integer regfile reads
system.cpu.int_regfile_writes 1938266429 # number of integer regfile writes
system.cpu.fp_regfile_reads 186 # number of floating regfile reads
system.cpu.fp_regfile_writes 205 # number of floating regfile writes
system.cpu.misc_regfile_reads 2897977277 # number of misc regfile reads
system.cpu.misc_regfile_writes 138 # number of misc regfile writes
system.cpu.icache.replacements 28 # number of replacements
system.cpu.icache.tagsinuse 641.389873 # Cycle average of tags in use
system.cpu.icache.total_refs 283729068 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 801 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 354218.561798 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 641.389873 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.313179 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.313179 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 283729068 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 283729068 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 283729068 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 283729068 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 283729068 # number of overall hits
system.cpu.icache.overall_hits::total 283729068 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1197 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1197 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1197 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1197 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1197 # number of overall misses
system.cpu.icache.overall_misses::total 1197 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 39840000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 39840000 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 39840000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 39840000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 39840000 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 39840000 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 283730265 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 283730265 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 283730265 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 283730265 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 283730265 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 283730265 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000004 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000004 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000004 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 33283.208020 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 33283.208020 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 33283.208020 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 396 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 396 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 396 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 396 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 396 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 396 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 801 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 801 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 801 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 801 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 801 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 801 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 27579500 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 27579500 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 27579500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 27579500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 27579500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 27579500 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000003 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000003 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000003 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 34431.335830 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 34431.335830 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 34431.335830 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 9619302 # number of replacements
system.cpu.dcache.tagsinuse 4087.756066 # Cycle average of tags in use
system.cpu.dcache.total_refs 660726669 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 9623398 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 68.658354 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 3346373000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 4087.756066 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.997987 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.997987 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 493348220 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 493348220 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 167378287 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 167378287 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 94 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 94 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 68 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 68 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 660726507 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 660726507 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 660726507 # number of overall hits
system.cpu.dcache.overall_hits::total 660726507 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 10693817 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 10693817 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 5207760 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 5207760 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 3 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 3 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 15901577 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 15901577 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 15901577 # number of overall misses
system.cpu.dcache.overall_misses::total 15901577 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 189065481500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 189065481500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 129319032251 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 129319032251 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 113500 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 113500 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 318384513751 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 318384513751 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 318384513751 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 318384513751 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 504042037 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 504042037 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 172586047 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 172586047 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 97 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 97 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 68 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 68 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 676628084 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 676628084 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 676628084 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 676628084 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.021216 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.030175 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.030928 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.023501 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.023501 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 17679.887499 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 24831.987697 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 37833.333333 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 20022.197405 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 20022.197405 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 271440605 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 164500 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 91957 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 10 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 2951.821014 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 16450 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 3133684 # number of writebacks
system.cpu.dcache.writebacks::total 3133684 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 2964371 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 2964371 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 3313808 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 3313808 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 3 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 3 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 6278179 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 6278179 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 6278179 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 6278179 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7729446 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 7729446 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1893952 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 1893952 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 9623398 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 9623398 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 9623398 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 9623398 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 93061119500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 93061119500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 45369971960 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 45369971960 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 138431091460 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 138431091460 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 138431091460 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 138431091460 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.015335 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.010974 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.014223 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.014223 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12039.817537 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23955.185749 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14384.845297 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14384.845297 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 2953110 # number of replacements
system.cpu.l2cache.tagsinuse 26875.343151 # Cycle average of tags in use
system.cpu.l2cache.total_refs 7878336 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 2980430 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 2.643355 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 100989511500 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 10758.137226 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 11.396468 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 16105.809458 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.328312 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.000348 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.491510 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.820170 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 29 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 5680299 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 5680328 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 3133684 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 3133684 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 978305 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 978305 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 29 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 6658604 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 6658633 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 29 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 6658604 # number of overall hits
system.cpu.l2cache.overall_hits::total 6658633 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 772 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 2049145 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 2049917 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 915649 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 915649 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 772 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 2964794 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 2965566 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 772 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 2964794 # number of overall misses
system.cpu.l2cache.overall_misses::total 2965566 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 26523500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 70343968500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 70370492000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 31764549000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 31764549000 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 26523500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 102108517500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 102135041000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 26523500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 102108517500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 102135041000 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 801 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 7729444 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 7730245 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 3133684 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 3133684 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 1893954 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 1893954 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 801 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 9623398 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 9624199 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 801 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 9623398 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 9624199 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.963795 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.265109 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.483459 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.963795 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.308082 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.963795 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.308082 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34356.865285 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34328.448450 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34690.748311 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34356.865285 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34440.341386 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34356.865285 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34440.341386 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 57329500 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 6735 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs 8512.175204 # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 1222221 # number of writebacks
system.cpu.l2cache.writebacks::total 1222221 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 8 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 9 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 8 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 9 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 8 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 9 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 771 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 2049137 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 2049908 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 915649 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 915649 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 771 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 2964786 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 2965557 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 771 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 2964786 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 2965557 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 24050500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 63906561000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 63930611500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 28918183500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 28918183500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 24050500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 92824744500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 92848795000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 24050500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 92824744500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 92848795000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.962547 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.265108 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.483459 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.962547 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.308081 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.962547 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.308081 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31193.904021 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31187.061187 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31582.171225 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31193.904021 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31309.087570 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31193.904021 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31309.087570 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|