blob: 620901a7000b323f7b5a2a9329ca4be1c7017b56 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.454220 # Number of seconds simulated
sim_ticks 454219906500 # Number of ticks simulated
final_tick 454219906500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 138720 # Simulator instruction rate (inst/s)
host_op_rate 154753 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 40794382 # Simulator tick rate (ticks/s)
host_mem_usage 234840 # Number of bytes of host memory used
host_seconds 11134.37 # Real time elapsed on the host
sim_insts 1544563043 # Number of instructions simulated
sim_ops 1723073855 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 47808 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 156313408 # Number of bytes read from this memory
system.physmem.bytes_read::total 156361216 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 47808 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 47808 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 71943232 # Number of bytes written to this memory
system.physmem.bytes_written::total 71943232 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 747 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 2442397 # Number of read requests responded to by this memory
system.physmem.num_reads::total 2443144 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 1124113 # Number of write requests responded to by this memory
system.physmem.num_writes::total 1124113 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 105253 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 344135970 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 344241223 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 105253 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 105253 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 158388549 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 158388549 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 158388549 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 105253 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 344135970 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 502629772 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 46 # Number of system calls
system.cpu.numCycles 908439814 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 299293350 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 245165786 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 16042294 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 167415927 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 155291115 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 18349808 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 218 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 291155231 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 2147464853 # Number of instructions fetch has processed
system.cpu.fetch.Branches 299293350 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 173640923 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 427083963 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 82022952 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 117971766 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 2 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 81 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 282205512 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 5329978 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 901954385 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.649183 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.246512 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 474870538 52.65% 52.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 22740626 2.52% 55.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 38702218 4.29% 59.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 47644255 5.28% 64.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 40322718 4.47% 69.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 46782649 5.19% 74.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 38980366 4.32% 78.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 18009770 2.00% 80.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 173901245 19.28% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 901954385 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.329459 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.363904 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 319244517 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 99044104 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 402843645 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 15079439 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 65742680 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 46017167 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 685 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 2336575701 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 2448 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 65742680 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 340277658 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 45082178 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 13877 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 395714637 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 55123355 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 2280505483 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 18602 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 4635517 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 42073464 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 2255238182 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 10526656383 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 10526652098 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 4285 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 1706319962 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 548918220 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 1694 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 1690 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 127506095 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 622196847 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 217942695 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 85227601 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 65382931 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 2181344295 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 1719 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 2010119502 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 4796816 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 454085036 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 1056260113 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 1545 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 901954385 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 2.228627 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.927984 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 241738453 26.80% 26.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 133353594 14.78% 41.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 156367006 17.34% 58.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 115954647 12.86% 71.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 125581942 13.92% 85.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 75899476 8.42% 94.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 39722592 4.40% 98.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 10686145 1.18% 99.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 2650530 0.29% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 901954385 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 695241 2.77% 2.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 4797 0.02% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 2.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 19085015 76.16% 78.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 5273410 21.04% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 1230459115 61.21% 61.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 930103 0.05% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 2 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 72 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 3 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 33 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 15 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 61.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 585119298 29.11% 90.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 193610861 9.63% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 2010119502 # Type of FU issued
system.cpu.iq.rate 2.212716 # Inst issue rate
system.cpu.iq.fu_busy_cnt 25058463 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.012466 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 4952048213 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 2635615257 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 1952750313 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 455 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 782 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 169 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 2035177734 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 231 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 63595770 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 136270074 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 285522 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 187812 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 43095646 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 2 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 118212 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 65742680 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 20161039 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 1080033 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 2181346094 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 5536242 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 622196847 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 217942695 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 1653 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 177278 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 42353 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 187812 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 8595145 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 10187661 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 18782806 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 1980860321 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 570725685 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 29259181 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 80 # number of nop insts executed
system.cpu.iew.exec_refs 761335906 # number of memory reference insts executed
system.cpu.iew.exec_branches 237528825 # Number of branches executed
system.cpu.iew.exec_stores 190610221 # Number of stores executed
system.cpu.iew.exec_rate 2.180508 # Inst execution rate
system.cpu.iew.wb_sent 1961779173 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 1952750482 # cumulative count of insts written-back
system.cpu.iew.wb_producers 1293463699 # num instructions producing a value
system.cpu.iew.wb_consumers 2065510739 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 2.149565 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.626220 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 458335863 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 174 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 16041632 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 836211706 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 2.060571 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.763665 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 346444317 41.43% 41.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 193987468 23.20% 64.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 73877669 8.83% 73.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 35342489 4.23% 77.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 18524109 2.22% 79.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 30984795 3.71% 83.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 19692342 2.35% 85.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 10738999 1.28% 87.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 106619518 12.75% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 836211706 # Number of insts commited each cycle
system.cpu.commit.committedInsts 1544563061 # Number of instructions committed
system.cpu.commit.committedOps 1723073873 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 660773822 # Number of memory references committed
system.cpu.commit.loads 485926773 # Number of loads committed
system.cpu.commit.membars 62 # Number of memory barriers committed
system.cpu.commit.branches 213462430 # Number of branches committed
system.cpu.commit.fp_insts 36 # Number of committed floating point instructions.
system.cpu.commit.int_insts 1536941857 # Number of committed integer instructions.
system.cpu.commit.function_calls 13665177 # Number of function calls committed.
system.cpu.commit.bw_lim_events 106619518 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 2911001325 # The number of ROB reads
system.cpu.rob.rob_writes 4428720797 # The number of ROB writes
system.cpu.timesIdled 678798 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 6485429 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 1544563043 # Number of Instructions Simulated
system.cpu.committedOps 1723073855 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 1544563043 # Number of Instructions Simulated
system.cpu.cpi 0.588153 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.588153 # CPI: Total CPI of All Threads
system.cpu.ipc 1.700237 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.700237 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 9924440864 # number of integer regfile reads
system.cpu.int_regfile_writes 1932829114 # number of integer regfile writes
system.cpu.fp_regfile_reads 176 # number of floating regfile reads
system.cpu.fp_regfile_writes 197 # number of floating regfile writes
system.cpu.misc_regfile_reads 2885564305 # number of misc regfile reads
system.cpu.misc_regfile_writes 132 # number of misc regfile writes
system.cpu.icache.replacements 18 # number of replacements
system.cpu.icache.tagsinuse 627.769502 # Cycle average of tags in use
system.cpu.icache.total_refs 282204371 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 777 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 363197.388674 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 627.769502 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.306528 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.306528 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 282204371 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 282204371 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 282204371 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 282204371 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 282204371 # number of overall hits
system.cpu.icache.overall_hits::total 282204371 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1141 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1141 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1141 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1141 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1141 # number of overall misses
system.cpu.icache.overall_misses::total 1141 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 38891500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 38891500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 38891500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 38891500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 38891500 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 38891500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 282205512 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 282205512 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 282205512 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 282205512 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 282205512 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 282205512 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000004 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000004 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000004 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000004 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000004 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000004 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 34085.451358 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34085.451358 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 34085.451358 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34085.451358 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 34085.451358 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34085.451358 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 363 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 363 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 363 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 363 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 363 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 363 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 778 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 778 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 778 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 778 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 778 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 778 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 28274000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 28274000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 28274000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 28274000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 28274000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 28274000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000003 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000003 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000003 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000003 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000003 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000003 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 36341.902314 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36341.902314 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 36341.902314 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36341.902314 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 36341.902314 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36341.902314 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 9617276 # number of replacements
system.cpu.dcache.tagsinuse 4087.426616 # Cycle average of tags in use
system.cpu.dcache.total_refs 660019994 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 9621372 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 68.599363 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 3361698000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 4087.426616 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.997907 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.997907 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 492609527 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 492609527 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 167410308 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 167410308 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 93 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 93 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 65 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 65 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 660019835 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 660019835 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 660019835 # number of overall hits
system.cpu.dcache.overall_hits::total 660019835 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 10110221 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 10110221 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 5175739 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 5175739 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 3 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 3 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 15285960 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 15285960 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 15285960 # number of overall misses
system.cpu.dcache.overall_misses::total 15285960 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 152096766000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 152096766000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 119863517075 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 119863517075 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 78000 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 78000 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 271960283075 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 271960283075 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 271960283075 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 271960283075 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 502719748 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 502719748 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 172586047 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 172586047 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 96 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 96 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 65 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 65 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 675305795 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 675305795 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 675305795 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 675305795 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.020111 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.020111 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.029989 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.029989 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.031250 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.031250 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.022636 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.022636 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.022636 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.022636 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15043.861652 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15043.861652 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 23158.725174 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23158.725174 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 26000 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 26000 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 17791.508226 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17791.508226 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 17791.508226 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17791.508226 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 277962262 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 153500 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 60300 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 9 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 4609.656086 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 17055.555556 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 3473158 # number of writebacks
system.cpu.dcache.writebacks::total 3473158 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 2383078 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 2383078 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 3281509 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 3281509 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 3 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 3 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 5664587 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 5664587 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 5664587 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 5664587 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7727143 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 7727143 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1894230 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 1894230 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 9621373 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 9621373 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 9621373 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 9621373 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 75156431500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 75156431500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 39462683260 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 39462683260 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 114619114760 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 114619114760 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 114619114760 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 114619114760 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.015371 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.015371 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.010976 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.010976 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.014247 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.014247 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.014247 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.014247 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 9726.289717 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 9726.289717 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 20833.100130 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20833.100130 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11912.968633 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11912.968633 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11912.968633 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11912.968633 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 2427555 # number of replacements
system.cpu.l2cache.tagsinuse 31133.152617 # Cycle average of tags in use
system.cpu.l2cache.total_refs 8743299 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 2457267 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 3.558140 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 77440728000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 14066.626463 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 15.622946 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 17050.903208 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.429279 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.000477 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.520352 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.950108 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 29 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 6115762 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 6115791 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 3473158 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 3473158 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 1 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 1 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 1063205 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 1063205 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 29 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 7178967 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 7178996 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 29 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 7178967 # number of overall hits
system.cpu.l2cache.overall_hits::total 7178996 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 749 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 1611381 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 1612130 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 831024 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 831024 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 749 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 2442405 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 2443154 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 749 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 2442405 # number of overall misses
system.cpu.l2cache.overall_misses::total 2443154 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 27440500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 59348934500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 59376375000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 35714709005 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 35714709005 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 27440500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 95063643505 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 95091084005 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 27440500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 95063643505 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 95091084005 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 778 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 7727143 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 7727921 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 3473158 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 3473158 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 1 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 1 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 1894229 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 1894229 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 778 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 9621372 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 9622150 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 778 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 9621372 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 9622150 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.962725 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.208535 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.208611 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.438714 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.438714 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.962725 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.253852 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.253909 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.962725 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.253852 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.253909 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 36636.181575 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 36831.099845 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 36831.009286 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 42976.747970 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 42976.747970 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 36636.181575 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 38922.145797 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 38921.444987 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 36636.181575 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 38922.145797 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 38921.444987 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 115700122 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 21086 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs 5487.058807 # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 1124113 # number of writebacks
system.cpu.l2cache.writebacks::total 1124113 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 2 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 8 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 10 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 2 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 8 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 10 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 2 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 8 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 10 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 747 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1611373 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 1612120 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 831024 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 831024 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 747 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 2442397 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 2443144 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 747 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 2442397 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 2443144 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 25029000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 54213758000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 54238787000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 33085952005 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 33085952005 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 25029000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 87299710005 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 87324739005 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 25029000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 87299710005 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 87324739005 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.960154 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.208534 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.208610 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.438714 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.438714 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.960154 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.253851 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.253908 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.960154 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.253851 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.253908 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 33506.024096 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 33644.449795 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 33644.385654 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 39813.473504 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 39813.473504 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 33506.024096 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 35743.456123 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 35742.772020 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 33506.024096 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 35743.456123 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 35742.772020 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|