blob: ef2eb2fe74318b123a65a4f113f7a5a870441cee (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.023714 # Number of seconds simulated
sim_ticks 23713623000 # Number of ticks simulated
final_tick 23713623000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 202255 # Simulator instruction rate (inst/s)
host_op_rate 202255 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 56975613 # Simulator tick rate (ticks/s)
host_mem_usage 222752 # Number of bytes of host memory used
host_seconds 416.21 # Real time elapsed on the host
sim_insts 84179709 # Number of instructions simulated
sim_ops 84179709 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 196928 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 138560 # Number of bytes read from this memory
system.physmem.bytes_read::total 335488 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 196928 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 196928 # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst 3077 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 2165 # Number of read requests responded to by this memory
system.physmem.num_reads::total 5242 # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst 8304425 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 5843055 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 14147480 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 8304425 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 8304425 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 8304425 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 5843055 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 14147480 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 5242 # Total number of read requests seen
system.physmem.writeReqs 0 # Total number of write requests seen
system.physmem.cpureqs 5242 # Reqs generatd by CPU via cache - shady
system.physmem.bytesRead 335488 # Total number of bytes read from memory
system.physmem.bytesWritten 0 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 335488 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize()
system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q
system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 370 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 340 # Track reads on a per bank basis
system.physmem.perBankRdReqs::2 254 # Track reads on a per bank basis
system.physmem.perBankRdReqs::3 319 # Track reads on a per bank basis
system.physmem.perBankRdReqs::4 254 # Track reads on a per bank basis
system.physmem.perBankRdReqs::5 295 # Track reads on a per bank basis
system.physmem.perBankRdReqs::6 376 # Track reads on a per bank basis
system.physmem.perBankRdReqs::7 404 # Track reads on a per bank basis
system.physmem.perBankRdReqs::8 323 # Track reads on a per bank basis
system.physmem.perBankRdReqs::9 298 # Track reads on a per bank basis
system.physmem.perBankRdReqs::10 277 # Track reads on a per bank basis
system.physmem.perBankRdReqs::11 288 # Track reads on a per bank basis
system.physmem.perBankRdReqs::12 326 # Track reads on a per bank basis
system.physmem.perBankRdReqs::13 385 # Track reads on a per bank basis
system.physmem.perBankRdReqs::14 380 # Track reads on a per bank basis
system.physmem.perBankRdReqs::15 353 # Track reads on a per bank basis
system.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::2 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::3 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::4 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::5 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::6 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::7 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::8 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::9 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::10 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::11 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::12 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::13 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::14 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis
system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry
system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry
system.physmem.totGap 23713517000 # Total gap between requests
system.physmem.readPktSize::0 0 # Categorize read packet sizes
system.physmem.readPktSize::1 0 # Categorize read packet sizes
system.physmem.readPktSize::2 0 # Categorize read packet sizes
system.physmem.readPktSize::3 0 # Categorize read packet sizes
system.physmem.readPktSize::4 0 # Categorize read packet sizes
system.physmem.readPktSize::5 0 # Categorize read packet sizes
system.physmem.readPktSize::6 5242 # Categorize read packet sizes
system.physmem.readPktSize::7 0 # Categorize read packet sizes
system.physmem.readPktSize::8 0 # Categorize read packet sizes
system.physmem.writePktSize::0 0 # categorize write packet sizes
system.physmem.writePktSize::1 0 # categorize write packet sizes
system.physmem.writePktSize::2 0 # categorize write packet sizes
system.physmem.writePktSize::3 0 # categorize write packet sizes
system.physmem.writePktSize::4 0 # categorize write packet sizes
system.physmem.writePktSize::5 0 # categorize write packet sizes
system.physmem.writePktSize::6 0 # categorize write packet sizes
system.physmem.writePktSize::7 0 # categorize write packet sizes
system.physmem.writePktSize::8 0 # categorize write packet sizes
system.physmem.neitherpktsize::0 0 # categorize neither packet sizes
system.physmem.neitherpktsize::1 0 # categorize neither packet sizes
system.physmem.neitherpktsize::2 0 # categorize neither packet sizes
system.physmem.neitherpktsize::3 0 # categorize neither packet sizes
system.physmem.neitherpktsize::4 0 # categorize neither packet sizes
system.physmem.neitherpktsize::5 0 # categorize neither packet sizes
system.physmem.neitherpktsize::6 0 # categorize neither packet sizes
system.physmem.neitherpktsize::7 0 # categorize neither packet sizes
system.physmem.neitherpktsize::8 0 # categorize neither packet sizes
system.physmem.rdQLenPdf::0 3227 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 1550 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 352 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 92 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 19 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 2 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
system.physmem.totQLat 21552231 # Total cycles spent in queuing delays
system.physmem.totMemAccLat 116524231 # Sum of mem lat for all requests
system.physmem.totBusLat 20968000 # Total cycles spent in databus access
system.physmem.totBankLat 74004000 # Total cycles spent in bank access
system.physmem.avgQLat 4111.45 # Average queueing delay per request
system.physmem.avgBankLat 14117.51 # Average bank access latency per request
system.physmem.avgBusLat 4000.00 # Average bus latency per request
system.physmem.avgMemAccLat 22228.96 # Average memory access latency
system.physmem.avgRdBW 14.15 # Average achieved read bandwidth in MB/s
system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s
system.physmem.avgConsumedRdBW 14.15 # Average consumed read bandwidth in MB/s
system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s
system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s
system.physmem.busUtil 0.09 # Data bus utilization in percentage
system.physmem.avgRdQLen 0.00 # Average read queue length over time
system.physmem.avgWrQLen 0.00 # Average write queue length over time
system.physmem.readRowHits 4692 # Number of row buffer hits during reads
system.physmem.writeRowHits 0 # Number of row buffer hits during writes
system.physmem.readRowHitRate 89.51 # Row buffer hit rate for reads
system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
system.physmem.avgGap 4523753.72 # Average gap between requests
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.read_hits 23220961 # DTB read hits
system.cpu.dtb.read_misses 199829 # DTB read misses
system.cpu.dtb.read_acv 2 # DTB read access violations
system.cpu.dtb.read_accesses 23420790 # DTB read accesses
system.cpu.dtb.write_hits 7077526 # DTB write hits
system.cpu.dtb.write_misses 1364 # DTB write misses
system.cpu.dtb.write_acv 6 # DTB write access violations
system.cpu.dtb.write_accesses 7078890 # DTB write accesses
system.cpu.dtb.data_hits 30298487 # DTB hits
system.cpu.dtb.data_misses 201193 # DTB misses
system.cpu.dtb.data_acv 8 # DTB access violations
system.cpu.dtb.data_accesses 30499680 # DTB accesses
system.cpu.itb.fetch_hits 14949647 # ITB hits
system.cpu.itb.fetch_misses 105 # ITB misses
system.cpu.itb.fetch_acv 0 # ITB acv
system.cpu.itb.fetch_accesses 14949752 # ITB accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 389 # Number of system calls
system.cpu.numCycles 47427247 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 15025642 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 10894363 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 964786 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 8694430 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 7072700 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 1485982 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 3318 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 15702309 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 128217574 # Number of instructions fetch has processed
system.cpu.fetch.Branches 15025642 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 8558682 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 22383156 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 4634796 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 5563262 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 84 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 2124 # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles 19 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 14949647 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 339712 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 47286808 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.711487 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.371391 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 24903652 52.67% 52.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 2390695 5.06% 57.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 1208579 2.56% 60.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 1776118 3.76% 64.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 2803213 5.93% 69.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 1173314 2.48% 72.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 1230561 2.60% 75.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 786829 1.66% 76.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 11013847 23.29% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 47286808 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.316815 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.703458 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 17546675 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 4261865 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 20763738 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 1090514 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 3624016 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 2545492 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 12249 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 125138336 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 32050 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 3624016 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 18714540 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 973231 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 8290 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 20663986 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 3302745 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 122153228 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 68 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 400521 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 2428440 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 89689212 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 158636809 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 148888433 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 9748376 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 68427361 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 21261851 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 999 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 1008 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 8748966 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 25553670 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 8298282 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 2624329 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 917691 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 106148372 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 2425 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 96973982 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 186832 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 21507239 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 16151719 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 2036 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 47286808 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 2.050762 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.875057 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 12523872 26.48% 26.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 9450826 19.99% 46.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 8468072 17.91% 64.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 6321623 13.37% 77.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 4941695 10.45% 88.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 2845109 6.02% 94.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 1728871 3.66% 97.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 797328 1.69% 99.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 209412 0.44% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 47286808 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 189731 12.08% 12.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 12.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 12.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 196 0.01% 12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 7230 0.46% 12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 5874 0.37% 12.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 843349 53.68% 66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 445490 28.35% 94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 79325 5.05% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 7 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 58981330 60.82% 60.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 480636 0.50% 61.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 61.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 2802326 2.89% 64.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 115452 0.12% 64.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 2386635 2.46% 66.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 311394 0.32% 67.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 759833 0.78% 67.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 319 0.00% 67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 23966232 24.71% 92.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 7169818 7.39% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 96973982 # Type of FU issued
system.cpu.iq.rate 2.044689 # Inst issue rate
system.cpu.iq.fu_busy_cnt 1571195 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.016202 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 227861218 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 118862045 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 87356059 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 15131581 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 8830751 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 7068549 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 90549768 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 7995402 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 1518620 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 5557472 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 19450 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 34891 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 1797179 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 10488 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 1489 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 3624016 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 135468 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 17609 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 116444859 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 396288 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 25553670 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 8298282 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 2425 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 3185 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 28 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 34891 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 568741 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 508698 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 1077439 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 95679677 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 23421457 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 1294305 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 10294062 # number of nop insts executed
system.cpu.iew.exec_refs 30500537 # number of memory reference insts executed
system.cpu.iew.exec_branches 12076025 # Number of branches executed
system.cpu.iew.exec_stores 7079080 # Number of stores executed
system.cpu.iew.exec_rate 2.017399 # Inst execution rate
system.cpu.iew.wb_sent 94965900 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 94424608 # cumulative count of insts written-back
system.cpu.iew.wb_producers 64613443 # num instructions producing a value
system.cpu.iew.wb_consumers 89987902 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.990936 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.718024 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 24543105 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 389 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 952948 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 43662792 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 2.104837 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.733240 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 17112386 39.19% 39.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 9977533 22.85% 62.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 4511330 10.33% 72.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 2294197 5.25% 77.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 1617378 3.70% 81.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 1129034 2.59% 83.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 721116 1.65% 85.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 819651 1.88% 87.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 5480167 12.55% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 43662792 # Number of insts commited each cycle
system.cpu.commit.committedInsts 91903055 # Number of instructions committed
system.cpu.commit.committedOps 91903055 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 26497301 # Number of memory references committed
system.cpu.commit.loads 19996198 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 10240685 # Number of branches committed
system.cpu.commit.fp_insts 6862061 # Number of committed floating point instructions.
system.cpu.commit.int_insts 79581076 # Number of committed integer instructions.
system.cpu.commit.function_calls 1029620 # Number of function calls committed.
system.cpu.commit.bw_lim_events 5480167 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 154627745 # The number of ROB reads
system.cpu.rob.rob_writes 236540658 # The number of ROB writes
system.cpu.timesIdled 5097 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 140439 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 84179709 # Number of Instructions Simulated
system.cpu.committedOps 84179709 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 84179709 # Number of Instructions Simulated
system.cpu.cpi 0.563405 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.563405 # CPI: Total CPI of All Threads
system.cpu.ipc 1.774923 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.774923 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 129451321 # number of integer regfile reads
system.cpu.int_regfile_writes 70766811 # number of integer regfile writes
system.cpu.fp_regfile_reads 6191777 # number of floating regfile reads
system.cpu.fp_regfile_writes 6050030 # number of floating regfile writes
system.cpu.misc_regfile_reads 714415 # number of misc regfile reads
system.cpu.misc_regfile_writes 1 # number of misc regfile writes
system.cpu.icache.replacements 10208 # number of replacements
system.cpu.icache.tagsinuse 1605.593166 # Cycle average of tags in use
system.cpu.icache.total_refs 14934718 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 12146 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 1229.599704 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 1605.593166 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.783981 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.783981 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 14934718 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 14934718 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 14934718 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 14934718 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 14934718 # number of overall hits
system.cpu.icache.overall_hits::total 14934718 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 14928 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 14928 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 14928 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 14928 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 14928 # number of overall misses
system.cpu.icache.overall_misses::total 14928 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 320401000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 320401000 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 320401000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 320401000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 320401000 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 320401000 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 14949646 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 14949646 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 14949646 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 14949646 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 14949646 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 14949646 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000999 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000999 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000999 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000999 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000999 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000999 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 21463.089496 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 21463.089496 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 21463.089496 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 21463.089496 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 21463.089496 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 21463.089496 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 207 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 5 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 41.400000 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2782 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 2782 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 2782 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 2782 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 2782 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 2782 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 12146 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 12146 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 12146 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 12146 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 12146 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 12146 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 242268500 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 242268500 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 242268500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 242268500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 242268500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 242268500 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000812 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000812 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000812 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000812 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000812 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000812 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 19946.360942 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19946.360942 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 19946.360942 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19946.360942 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 19946.360942 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19946.360942 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 158 # number of replacements
system.cpu.dcache.tagsinuse 1458.435251 # Cycle average of tags in use
system.cpu.dcache.total_refs 28182735 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 2245 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 12553.556793 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 1458.435251 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.356063 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.356063 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 21689327 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 21689327 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 6492999 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 6492999 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 409 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 409 # number of LoadLockedReq hits
system.cpu.dcache.demand_hits::cpu.data 28182326 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 28182326 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 28182326 # number of overall hits
system.cpu.dcache.overall_hits::total 28182326 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 1019 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 1019 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 8104 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 8104 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 1 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 1 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 9123 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 9123 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 9123 # number of overall misses
system.cpu.dcache.overall_misses::total 9123 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 44496500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 44496500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 347386146 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 347386146 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 72000 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 72000 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 391882646 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 391882646 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 391882646 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 391882646 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 21690346 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 21690346 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 6501103 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 6501103 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 410 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 410 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 28191449 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 28191449 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 28191449 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 28191449 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000047 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.000047 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.001247 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.001247 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.002439 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.002439 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000324 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.000324 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000324 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.000324 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 43666.830226 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43666.830226 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42866.010118 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42866.010118 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 72000 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72000 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 42955.458292 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42955.458292 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 42955.458292 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42955.458292 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 11029 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 474 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 23.267932 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 108 # number of writebacks
system.cpu.dcache.writebacks::total 108 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 508 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 508 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 6371 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 6371 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 6879 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 6879 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 6879 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 6879 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 511 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 511 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1733 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 1733 # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 1 # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total 1 # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 2244 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 2244 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 2244 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 2244 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 26251500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 26251500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 83394995 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 83394995 # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 70000 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 70000 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 109646495 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 109646495 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 109646495 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 109646495 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000024 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000024 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000267 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000267 # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.002439 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.002439 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000080 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.000080 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000080 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.000080 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 51372.798434 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51372.798434 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 48121.751298 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48121.751298 # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 70000 # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70000 # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 48862.074421 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48862.074421 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 48862.074421 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48862.074421 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 0 # number of replacements
system.cpu.l2cache.tagsinuse 2419.268456 # Cycle average of tags in use
system.cpu.l2cache.total_refs 9138 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 3601 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 2.537628 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 17.697198 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 2024.332365 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 377.238893 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.000540 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.061778 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.011512 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.073830 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 9069 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 54 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 9123 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 108 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 108 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 26 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 26 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 9069 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 80 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 9149 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 9069 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 80 # number of overall hits
system.cpu.l2cache.overall_hits::total 9149 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 3077 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 458 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 3535 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 1707 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 1707 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 3077 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 2165 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 5242 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 3077 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 2165 # number of overall misses
system.cpu.l2cache.overall_misses::total 5242 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 139425500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 25252500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 164678000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 81258000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 81258000 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 139425500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 106510500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 245936000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 139425500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 106510500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 245936000 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 12146 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 512 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 12658 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 108 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 108 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 1733 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 1733 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 12146 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 2245 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 14391 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 12146 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 2245 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 14391 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.253334 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.894531 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.279270 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.984997 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.984997 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.253334 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.964365 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.364255 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.253334 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.964365 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.364255 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 45312.154696 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 55136.462882 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 46585.007072 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 47602.811951 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 47602.811951 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 45312.154696 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 49196.535797 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 46916.444105 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 45312.154696 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 49196.535797 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 46916.444105 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3077 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 458 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 3535 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 1707 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 1707 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 3077 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 2165 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 5242 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 3077 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 2165 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 5242 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 100633163 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 19510628 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 120143791 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 60209566 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 60209566 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 100633163 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 79720194 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 180353357 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 100633163 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 79720194 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 180353357 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.253334 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.894531 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.279270 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.984997 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.984997 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.253334 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.964365 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.364255 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.253334 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.964365 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.364255 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 32704.960351 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 42599.624454 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 33986.928147 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 35272.153486 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 35272.153486 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 32704.960351 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 36822.260508 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 34405.447730 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 32704.960351 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 36822.260508 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 34405.447730 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|