1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.085032 # Number of seconds simulated
sim_ticks 85032044000 # Number of ticks simulated
final_tick 85032044000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 98638 # Simulator instruction rate (inst/s)
host_op_rate 103981 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 48678127 # Simulator tick rate (ticks/s)
host_mem_usage 307440 # Number of bytes of host memory used
host_seconds 1746.82 # Real time elapsed on the host
sim_insts 172303022 # Number of instructions simulated
sim_ops 181635954 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.inst 127040 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 47488 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.l2cache.prefetcher 71360 # Number of bytes read from this memory
system.physmem.bytes_read::total 245888 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 127040 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 127040 # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst 1985 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 742 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.l2cache.prefetcher 1115 # Number of read requests responded to by this memory
system.physmem.num_reads::total 3842 # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst 1494025 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 558472 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.l2cache.prefetcher 839213 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 2891710 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 1494025 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 1494025 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 1494025 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 558472 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.l2cache.prefetcher 839213 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 2891710 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 3842 # Number of read requests accepted
system.physmem.writeReqs 0 # Number of write requests accepted
system.physmem.readBursts 3842 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 245888 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue
system.physmem.bytesWritten 0 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 245888 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 309 # Per bank write bursts
system.physmem.perBankRdBursts::1 220 # Per bank write bursts
system.physmem.perBankRdBursts::2 142 # Per bank write bursts
system.physmem.perBankRdBursts::3 310 # Per bank write bursts
system.physmem.perBankRdBursts::4 300 # Per bank write bursts
system.physmem.perBankRdBursts::5 302 # Per bank write bursts
system.physmem.perBankRdBursts::6 262 # Per bank write bursts
system.physmem.perBankRdBursts::7 233 # Per bank write bursts
system.physmem.perBankRdBursts::8 252 # Per bank write bursts
system.physmem.perBankRdBursts::9 219 # Per bank write bursts
system.physmem.perBankRdBursts::10 292 # Per bank write bursts
system.physmem.perBankRdBursts::11 194 # Per bank write bursts
system.physmem.perBankRdBursts::12 191 # Per bank write bursts
system.physmem.perBankRdBursts::13 211 # Per bank write bursts
system.physmem.perBankRdBursts::14 211 # Per bank write bursts
system.physmem.perBankRdBursts::15 194 # Per bank write bursts
system.physmem.perBankWrBursts::0 0 # Per bank write bursts
system.physmem.perBankWrBursts::1 0 # Per bank write bursts
system.physmem.perBankWrBursts::2 0 # Per bank write bursts
system.physmem.perBankWrBursts::3 0 # Per bank write bursts
system.physmem.perBankWrBursts::4 0 # Per bank write bursts
system.physmem.perBankWrBursts::5 0 # Per bank write bursts
system.physmem.perBankWrBursts::6 0 # Per bank write bursts
system.physmem.perBankWrBursts::7 0 # Per bank write bursts
system.physmem.perBankWrBursts::8 0 # Per bank write bursts
system.physmem.perBankWrBursts::9 0 # Per bank write bursts
system.physmem.perBankWrBursts::10 0 # Per bank write bursts
system.physmem.perBankWrBursts::11 0 # Per bank write bursts
system.physmem.perBankWrBursts::12 0 # Per bank write bursts
system.physmem.perBankWrBursts::13 0 # Per bank write bursts
system.physmem.perBankWrBursts::14 0 # Per bank write bursts
system.physmem.perBankWrBursts::15 0 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 85031900500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 3842 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 0 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 2554 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 839 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 163 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 88 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 59 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 40 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 36 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 31 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 29 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 763 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 320.083879 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 201.433795 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 309.783352 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 232 30.41% 30.41% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 191 25.03% 55.44% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 88 11.53% 66.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 86 11.27% 78.24% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 27 3.54% 81.78% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 37 4.85% 86.63% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 11 1.44% 88.07% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 17 2.23% 90.30% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 74 9.70% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 763 # Bytes accessed per row activation
system.physmem.totQLat 43141443 # Total ticks spent queuing
system.physmem.totMemAccLat 115178943 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 19210000 # Total ticks spent in databus transfers
system.physmem.avgQLat 11228.90 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 29978.90 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 2.89 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 2.89 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.02 # Data bus utilization in percentage
system.physmem.busUtilRead 0.02 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 2.30 # Average read queue length when enqueuing
system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing
system.physmem.readRowHits 3071 # Number of row buffer hits during reads
system.physmem.writeRowHits 0 # Number of row buffer hits during writes
system.physmem.readRowHitRate 79.93 # Row buffer hit rate for reads
system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
system.physmem.avgGap 22132196.90 # Average gap between requests
system.physmem.pageHitRate 79.93 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 2729160 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 1489125 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 16177200 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 5553475200 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 2330695800 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 48971187750 # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy 56875754235 # Total energy per rank (pJ)
system.physmem_0.averagePower 668.921152 # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE 81466351731 # Time in different power states
system.physmem_0.memoryStateTime::REF 2839200000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_0.memoryStateTime::ACT 720558269 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem_1.actEnergy 3016440 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 1645875 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 13548600 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 5553475200 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 2293230555 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 49004052000 # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy 56868968670 # Total energy per rank (pJ)
system.physmem_1.averagePower 668.841346 # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE 81522647918 # Time in different power states
system.physmem_1.memoryStateTime::REF 2839200000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_1.memoryStateTime::ACT 665486082 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.cpu.branchPred.lookups 85925704 # Number of BP lookups
system.cpu.branchPred.condPredicted 68401753 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 6018362 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 40106814 # Number of BTB lookups
system.cpu.branchPred.BTBHits 39018678 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 97.286905 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 3705148 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 81894 # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.dtb.walker.walks 0 # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.itb.walker.walks 0 # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 400 # Number of system calls
system.cpu.numCycles 170064089 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles 5613343 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 349288276 # Number of instructions fetch has processed
system.cpu.fetch.Branches 85925704 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 42723826 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 158284040 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 12050671 # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles 1737 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles 23 # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles 2225 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 78959765 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 17996 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 169926703 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.150511 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 1.047128 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 17361476 10.22% 10.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 30212798 17.78% 28.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 31840839 18.74% 46.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 90511590 53.27% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 169926703 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.505255 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.053863 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 17566577 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 17110905 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 122676579 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 6722207 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 5850435 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 11136607 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 190140 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 306627324 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 27647944 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 5850435 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 37756146 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 8468505 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 579113 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 108935441 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 8337063 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 278668040 # Number of instructions processed by rename
system.cpu.rename.SquashedInsts 13416082 # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents 3052051 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 841470 # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents 2187697 # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents 36000 # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents 26450 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 483113762 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 1196983953 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 297587542 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 3006013 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 292976929 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 190136833 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 23525 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 23424 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 13336678 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 34143660 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 14476609 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 2548114 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 1810648 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 264825192 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 45854 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 214913936 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 5193552 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 83235092 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 219939501 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 638 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 169926703 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.264745 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.017460 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 52848454 31.10% 31.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 36099011 21.24% 52.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 65787739 38.72% 91.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 13574201 7.99% 99.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 1569834 0.92% 99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 47276 0.03% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 188 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 6 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 169926703 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 35606881 66.11% 66.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 152777 0.28% 66.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 66.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 66.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 66.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 66.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 66.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 66.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 66.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 66.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 66.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 66.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 66.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 66.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 66.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 66.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 66.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 66.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 66.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 66.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 1069 0.00% 66.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 66.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 35731 0.07% 66.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 243 0.00% 66.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 201 0.00% 66.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 1036 0.00% 66.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 34373 0.06% 66.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 4 0.00% 66.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 66.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 14081261 26.14% 92.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 3945561 7.33% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 167354642 77.87% 77.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 918991 0.43% 78.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 78.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 78.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 78.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 78.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 78.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 78.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 33018 0.02% 78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 165174 0.08% 78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 245708 0.11% 78.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 76018 0.04% 78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 460494 0.21% 78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 206680 0.10% 78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 71623 0.03% 78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 319 0.00% 78.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 32007537 14.89% 93.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 13373732 6.22% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 214913936 # Type of FU issued
system.cpu.iq.rate 1.263723 # Inst issue rate
system.cpu.iq.fu_busy_cnt 53859137 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.250608 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 654855291 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 346101904 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 204603491 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 3951973 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 2011176 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 1806361 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 266640239 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 2132834 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 1601131 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 6247516 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 7571 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 7104 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 1831975 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 25920 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 745 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 5850435 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 5682032 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 37041 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 264886958 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 34143660 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 14476609 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 23446 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 3875 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 29998 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 7104 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 3234550 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 3248118 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 6482668 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 207528127 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 30721496 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 7385809 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 15912 # number of nop insts executed
system.cpu.iew.exec_refs 43861162 # number of memory reference insts executed
system.cpu.iew.exec_branches 44936179 # Number of branches executed
system.cpu.iew.exec_stores 13139666 # Number of stores executed
system.cpu.iew.exec_rate 1.220294 # Inst execution rate
system.cpu.iew.wb_sent 206744895 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 206409852 # cumulative count of insts written-back
system.cpu.iew.wb_producers 129477271 # num instructions producing a value
system.cpu.iew.wb_consumers 221697359 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.213718 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.584027 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 69541697 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 45216 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 5843462 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 158482976 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.146182 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 1.646662 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 73704941 46.51% 46.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 41274815 26.04% 72.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 22552900 14.23% 86.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 9628649 6.08% 92.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 3549516 2.24% 95.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 2148015 1.36% 96.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 1280291 0.81% 97.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 986897 0.62% 97.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 3356952 2.12% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 158482976 # Number of insts commited each cycle
system.cpu.commit.committedInsts 172317410 # Number of instructions committed
system.cpu.commit.committedOps 181650342 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 40540778 # Number of memory references committed
system.cpu.commit.loads 27896144 # Number of loads committed
system.cpu.commit.membars 22408 # Number of memory barriers committed
system.cpu.commit.branches 40300312 # Number of branches committed
system.cpu.commit.fp_insts 1752310 # Number of committed floating point instructions.
system.cpu.commit.int_insts 143085667 # Number of committed integer instructions.
system.cpu.commit.function_calls 1848934 # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu 138987813 76.51% 76.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult 908940 0.50% 77.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv 0 0.00% 77.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd 0 0.00% 77.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp 0 0.00% 77.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt 0 0.00% 77.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult 0 0.00% 77.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv 0 0.00% 77.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 77.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd 0 0.00% 77.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 77.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu 0 0.00% 77.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp 0 0.00% 77.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt 0 0.00% 77.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc 0 0.00% 77.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult 0 0.00% 77.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 77.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift 0 0.00% 77.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 77.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 77.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd 32754 0.02% 77.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 77.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp 154829 0.09% 77.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt 238880 0.13% 77.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv 76016 0.04% 77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc 437591 0.24% 77.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult 200806 0.11% 77.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc 71617 0.04% 77.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt 318 0.00% 77.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead 27896144 15.36% 93.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite 12644634 6.96% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total 181650342 # Class of committed instruction
system.cpu.commit.bw_lim_events 3356952 # number cycles where commit BW limit reached
system.cpu.rob.rob_reads 406312862 # The number of ROB reads
system.cpu.rob.rob_writes 513841850 # The number of ROB writes
system.cpu.timesIdled 3415 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 137386 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 172303022 # Number of Instructions Simulated
system.cpu.committedOps 181635954 # Number of Ops (including micro ops) Simulated
system.cpu.cpi 0.987006 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.987006 # CPI: Total CPI of All Threads
system.cpu.ipc 1.013165 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.013165 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 218961575 # number of integer regfile reads
system.cpu.int_regfile_writes 114515726 # number of integer regfile writes
system.cpu.fp_regfile_reads 2904225 # number of floating regfile reads
system.cpu.fp_regfile_writes 2441500 # number of floating regfile writes
system.cpu.cc_regfile_reads 709589041 # number of cc regfile reads
system.cpu.cc_regfile_writes 229545726 # number of cc regfile writes
system.cpu.misc_regfile_reads 59313943 # number of misc regfile reads
system.cpu.misc_regfile_writes 820036 # number of misc regfile writes
system.cpu.dcache.tags.replacements 72899 # number of replacements
system.cpu.dcache.tags.tagsinuse 511.418278 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 41116599 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 73411 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 560.087712 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 506067250 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 511.418278 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.998864 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.998864 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 57 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 168 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 223 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3 42 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4 22 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 82531693 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 82531693 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data 28730266 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 28730266 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 12341417 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 12341417 # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data 361 # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total 361 # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 22148 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 22148 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 22407 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 22407 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 41071683 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 41071683 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 41072044 # number of overall hits
system.cpu.dcache.overall_hits::total 41072044 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 89294 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 89294 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 22870 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 22870 # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data 118 # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total 118 # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 260 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 260 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 112164 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 112164 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 112282 # number of overall misses
system.cpu.dcache.overall_misses::total 112282 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 853196487 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 853196487 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 241173427 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 241173427 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 2319500 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 2319500 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1094369914 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1094369914 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1094369914 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1094369914 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 28819560 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 28819560 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 12364287 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 12364287 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data 479 # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total 479 # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 22408 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 22408 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 22407 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 22407 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 41183847 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 41183847 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 41184326 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 41184326 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.003098 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.003098 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.001850 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.001850 # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.246347 # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total 0.246347 # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.011603 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.011603 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.002723 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.002723 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.002726 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.002726 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 9554.913958 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 9554.913958 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 10545.405641 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10545.405641 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 8921.153846 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 8921.153846 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 9756.873097 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 9756.873097 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 9746.619351 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 9746.619351 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 167 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 9765 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 2 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 848 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 83.500000 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 11.515330 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 64878 # number of writebacks
system.cpu.dcache.writebacks::total 64878 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 24567 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 24567 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 14301 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 14301 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 260 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 260 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 38868 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 38868 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 38868 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 38868 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 64727 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 64727 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 8569 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 8569 # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 115 # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total 115 # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 73296 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 73296 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 73411 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 73411 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 526755010 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 526755010 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 81248758 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 81248758 # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 920500 # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 920500 # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 608003768 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 608003768 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 608924268 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 608924268 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002246 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002246 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000693 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000693 # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.240084 # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.240084 # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.001780 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.001780 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.001782 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.001782 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 8138.103264 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 8138.103264 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 9481.708251 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 9481.708251 # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 8004.347826 # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 8004.347826 # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 8295.183475 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 8295.183475 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 8294.727875 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 8294.727875 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.tags.replacements 54462 # number of replacements
system.cpu.icache.tags.tagsinuse 510.603252 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 78902001 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 54974 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 1435.260323 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 84278847250 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 510.603252 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.997272 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.997272 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 83 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 106 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 272 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3 3 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4 48 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 157974458 # Number of tag accesses
system.cpu.icache.tags.data_accesses 157974458 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 78902001 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 78902001 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 78902001 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 78902001 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 78902001 # number of overall hits
system.cpu.icache.overall_hits::total 78902001 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 57741 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 57741 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 57741 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 57741 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 57741 # number of overall misses
system.cpu.icache.overall_misses::total 57741 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 606045932 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 606045932 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 606045932 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 606045932 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 606045932 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 606045932 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 78959742 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 78959742 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 78959742 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 78959742 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 78959742 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 78959742 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000731 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000731 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000731 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000731 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000731 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000731 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 10495.937583 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 10495.937583 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 10495.937583 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 10495.937583 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 10495.937583 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 10495.937583 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 55224 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 27 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 2764 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 2 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 19.979740 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 13.500000 # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2767 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 2767 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 2767 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 2767 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 2767 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 2767 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 54974 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 54974 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 54974 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 54974 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 54974 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 54974 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 508400239 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 508400239 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 508400239 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 508400239 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 508400239 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 508400239 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000696 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000696 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000696 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000696 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000696 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000696 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 9248.012497 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 9248.012497 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 9248.012497 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 9248.012497 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 9248.012497 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 9248.012497 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.prefetcher.num_hwpf_issued 9320 # number of hwpf issued
system.cpu.l2cache.prefetcher.pfIdentified 9320 # number of prefetch candidates identified
system.cpu.l2cache.prefetcher.pfBufferHit 0 # number of redundant prefetches already in prefetch queue
system.cpu.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped
system.cpu.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size
system.cpu.l2cache.prefetcher.pfSpanPage 1320 # number of prefetches not generated due to page crossing
system.cpu.l2cache.tags.replacements 0 # number of replacements
system.cpu.l2cache.tags.tagsinuse 2670.271397 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 178475 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 3578 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 49.881219 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 701.931689 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 1376.006014 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 417.075318 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 175.258376 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.042843 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.083985 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.025456 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.010697 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.162980 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1022 264 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1024 3314 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::1 15 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::2 86 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::4 163 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 63 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 177 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 747 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 37 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 2290 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1022 0.016113 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.202271 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 3104422 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 3104422 # Number of data accesses
system.cpu.l2cache.ReadReq_hits::cpu.inst 52983 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 64262 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 117245 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 64878 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 64878 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 8397 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 8397 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 52983 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 72659 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 125642 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 52983 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 72659 # number of overall hits
system.cpu.l2cache.overall_hits::total 125642 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 1991 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 513 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 2504 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 239 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 239 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 1991 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 752 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 2743 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 1991 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 752 # number of overall misses
system.cpu.l2cache.overall_misses::total 2743 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 136350743 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 37619250 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 173969993 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 18370509 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 18370509 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 136350743 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 55989759 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 192340502 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 136350743 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 55989759 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 192340502 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 54974 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 64775 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 119749 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 64878 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 64878 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 8636 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 8636 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 54974 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 73411 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 128385 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 54974 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 73411 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 128385 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.036217 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.007920 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.020910 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.027675 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.027675 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.036217 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.010244 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.021365 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.036217 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.010244 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.021365 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 68483.547464 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 73331.871345 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 69476.834265 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 76864.054393 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 76864.054393 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 68483.547464 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 74454.466755 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 70120.489245 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 68483.547464 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 74454.466755 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 70120.489245 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 6 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 8 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 14 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_hits::cpu.data 2 # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_hits::total 2 # number of ReadExReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 6 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 10 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 16 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 6 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 10 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 16 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 1985 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 505 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 2490 # number of ReadReq MSHR misses
system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 1805 # number of HardPFReq MSHR misses
system.cpu.l2cache.HardPFReq_mshr_misses::total 1805 # number of HardPFReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 237 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 237 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 1985 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 742 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 2727 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 1985 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 742 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 1805 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 4532 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 119139257 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 32909250 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 152048507 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 70744400 # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 70744400 # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 15940250 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 15940250 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 119139257 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 48849500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 167988757 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 119139257 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 48849500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 70744400 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 238733157 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.036108 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.007796 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.020793 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.027443 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.027443 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.036108 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.010107 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.021241 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.036108 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.010107 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.035300 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 60019.776826 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 65166.831683 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 61063.657430 # average ReadReq mshr miss latency
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 39193.573407 # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 39193.573407 # average HardPFReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 67258.438819 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 67258.438819 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 60019.776826 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 65834.905660 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 61602.037770 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 60019.776826 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 65834.905660 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 39193.573407 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 52677.219109 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.toL2Bus.trans_dist::ReadReq 119749 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp 119749 # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback 64878 # Transaction distribution
system.cpu.toL2Bus.trans_dist::HardPFReq 2153 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 8636 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 8636 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 109948 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 211700 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 321648 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 3518336 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 8850496 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total 12368832 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops 2153 # Total snoops (count)
system.cpu.toL2Bus.snoop_fanout::samples 195416 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean 3.011018 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev 0.104385 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::3 193263 98.90% 98.90% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::4 2153 1.10% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value 3 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value 4 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total 195416 # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy 161509500 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 82870477 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 110219231 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%)
system.membus.trans_dist::ReadReq 3605 # Transaction distribution
system.membus.trans_dist::ReadResp 3605 # Transaction distribution
system.membus.trans_dist::ReadExReq 237 # Transaction distribution
system.membus.trans_dist::ReadExResp 237 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 7684 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 7684 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 245888 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 245888 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 0 # Total snoops (count)
system.membus.snoop_fanout::samples 3842 # Request fanout histogram
system.membus.snoop_fanout::mean 0 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 3842 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 0 # Request fanout histogram
system.membus.snoop_fanout::total 3842 # Request fanout histogram
system.membus.reqLayer0.occupancy 4969720 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.respLayer1.occupancy 20244552 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.0 # Layer utilization (%)
---------- End Simulation Statistics ----------
|