blob: 8e968af2a1f40bb9600fd5e3d606439091b1a404 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.081371 # Number of seconds simulated
sim_ticks 81371461000 # Number of ticks simulated
final_tick 81371461000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 90424 # Simulator instruction rate (inst/s)
host_op_rate 151559 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 55711800 # Simulator tick rate (ticks/s)
host_mem_usage 348672 # Number of bytes of host memory used
host_seconds 1460.58 # Real time elapsed on the host
sim_insts 132071192 # Number of instructions simulated
sim_ops 221363384 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.inst 224128 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 125504 # Number of bytes read from this memory
system.physmem.bytes_read::total 349632 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 224128 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 224128 # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst 3502 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 1961 # Number of read requests responded to by this memory
system.physmem.num_reads::total 5463 # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst 2754381 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 1542359 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 4296740 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 2754381 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 2754381 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 2754381 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 1542359 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 4296740 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 5463 # Number of read requests accepted
system.physmem.writeReqs 0 # Number of write requests accepted
system.physmem.readBursts 5463 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 349632 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue
system.physmem.bytesWritten 0 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 349632 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 312 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 292 # Per bank write bursts
system.physmem.perBankRdBursts::1 354 # Per bank write bursts
system.physmem.perBankRdBursts::2 456 # Per bank write bursts
system.physmem.perBankRdBursts::3 360 # Per bank write bursts
system.physmem.perBankRdBursts::4 330 # Per bank write bursts
system.physmem.perBankRdBursts::5 342 # Per bank write bursts
system.physmem.perBankRdBursts::6 399 # Per bank write bursts
system.physmem.perBankRdBursts::7 387 # Per bank write bursts
system.physmem.perBankRdBursts::8 324 # Per bank write bursts
system.physmem.perBankRdBursts::9 282 # Per bank write bursts
system.physmem.perBankRdBursts::10 240 # Per bank write bursts
system.physmem.perBankRdBursts::11 270 # Per bank write bursts
system.physmem.perBankRdBursts::12 220 # Per bank write bursts
system.physmem.perBankRdBursts::13 487 # Per bank write bursts
system.physmem.perBankRdBursts::14 392 # Per bank write bursts
system.physmem.perBankRdBursts::15 328 # Per bank write bursts
system.physmem.perBankWrBursts::0 0 # Per bank write bursts
system.physmem.perBankWrBursts::1 0 # Per bank write bursts
system.physmem.perBankWrBursts::2 0 # Per bank write bursts
system.physmem.perBankWrBursts::3 0 # Per bank write bursts
system.physmem.perBankWrBursts::4 0 # Per bank write bursts
system.physmem.perBankWrBursts::5 0 # Per bank write bursts
system.physmem.perBankWrBursts::6 0 # Per bank write bursts
system.physmem.perBankWrBursts::7 0 # Per bank write bursts
system.physmem.perBankWrBursts::8 0 # Per bank write bursts
system.physmem.perBankWrBursts::9 0 # Per bank write bursts
system.physmem.perBankWrBursts::10 0 # Per bank write bursts
system.physmem.perBankWrBursts::11 0 # Per bank write bursts
system.physmem.perBankWrBursts::12 0 # Per bank write bursts
system.physmem.perBankWrBursts::13 0 # Per bank write bursts
system.physmem.perBankWrBursts::14 0 # Per bank write bursts
system.physmem.perBankWrBursts::15 0 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 81371407000 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 5463 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 0 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 4363 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 914 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 164 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 20 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 2 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 1133 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 307.177405 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 178.606569 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 326.434363 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 453 39.98% 39.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 241 21.27% 61.25% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 107 9.44% 70.70% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 66 5.83% 76.52% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 42 3.71% 80.23% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 53 4.68% 84.91% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 30 2.65% 87.56% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 18 1.59% 89.14% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 123 10.86% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 1133 # Bytes accessed per row activation
system.physmem.totQLat 39364000 # Total ticks spent queuing
system.physmem.totMemAccLat 141795250 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 27315000 # Total ticks spent in databus transfers
system.physmem.avgQLat 7205.56 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 25955.56 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 4.30 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 4.30 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.03 # Data bus utilization in percentage
system.physmem.busUtilRead 0.03 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.04 # Average read queue length when enqueuing
system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing
system.physmem.readRowHits 4322 # Number of row buffer hits during reads
system.physmem.writeRowHits 0 # Number of row buffer hits during writes
system.physmem.readRowHitRate 79.11 # Row buffer hit rate for reads
system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
system.physmem.avgGap 14895004.03 # Average gap between requests
system.physmem.pageHitRate 79.11 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 4898880 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 2673000 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 22627800 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 5314452000 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 2576418525 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 46559935500 # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy 54481005705 # Total energy per rank (pJ)
system.physmem_0.averagePower 669.574677 # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE 77452365250 # Time in different power states
system.physmem_0.memoryStateTime::REF 2717000000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_0.memoryStateTime::ACT 1197234500 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem_1.actEnergy 3643920 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 1988250 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 19640400 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 5314452000 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 2400589485 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 46714163250 # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy 54454477305 # Total energy per rank (pJ)
system.physmem_1.averagePower 669.248755 # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE 77713281250 # Time in different power states
system.physmem_1.memoryStateTime::REF 2717000000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_1.memoryStateTime::ACT 939125250 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.cpu.branchPred.lookups 21769917 # Number of BP lookups
system.cpu.branchPred.condPredicted 21769917 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 1549122 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 13731962 # Number of BTB lookups
system.cpu.branchPred.BTBHits 12878566 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 93.785331 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 1523299 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 21478 # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.apic_clk_domain.clock 8000 # Clock period in ticks
system.cpu.workload.num_syscalls 400 # Number of system calls
system.cpu.numCycles 162742923 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles 27183337 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 241535825 # Number of instructions fetch has processed
system.cpu.fetch.Branches 21769917 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 14401865 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 133481172 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 3672135 # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles 7 # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles 3449 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 35973 # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles 13 # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles 110 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 26033005 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 318152 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 162540128 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.445335 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.347989 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 96819226 59.57% 59.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 4970692 3.06% 62.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 3926504 2.42% 65.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 4600449 2.83% 67.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 4436163 2.73% 70.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 5045508 3.10% 73.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 5083113 3.13% 76.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 3898601 2.40% 79.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 33759872 20.77% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 162540128 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.133769 # Number of branch fetches per cycle
system.cpu.fetch.rate 1.484156 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 16504764 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 96892991 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 25874540 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 21431766 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 1836067 # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts 352818767 # Number of instructions handled by decode
system.cpu.rename.SquashCycles 1836067 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 24444805 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 33422530 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 30828 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 38315708 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 64490190 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 343379412 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 1374 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 57139077 # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents 7429063 # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents 172376 # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands 397453727 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 950141626 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 627304694 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 4642412 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 259429450 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 138024277 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 2171 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 2092 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 120106098 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 87123680 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 31143046 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 62089518 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 21014033 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 331702995 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 4700 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 264529155 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 75427 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 110344311 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 226235086 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 3455 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 162540128 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.627470 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.538199 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 42962851 26.43% 26.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 47766675 29.39% 55.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 33381943 20.54% 76.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 18299706 11.26% 87.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 11254917 6.92% 94.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 4928041 3.03% 97.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 2601211 1.60% 99.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 925935 0.57% 99.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 418849 0.26% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 162540128 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 228422 7.18% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 7.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 2563241 80.56% 87.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 390075 12.26% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 1211775 0.46% 0.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 165335672 62.50% 62.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 786316 0.30% 63.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 7038827 2.66% 65.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 1212035 0.46% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 66231753 25.04% 91.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 22712777 8.59% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 264529155 # Type of FU issued
system.cpu.iq.rate 1.625442 # Inst issue rate
system.cpu.iq.fu_busy_cnt 3181738 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.012028 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 689869496 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 438078029 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 258256761 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 4986107 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 4289171 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 2392105 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 263990006 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 2509112 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 18745493 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 30474102 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 13683 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 322031 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 10627329 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 52743 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 15 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 1836067 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 14124717 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 495168 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 331707695 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 107609 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 87123689 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 31143046 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 2075 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 394182 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 62934 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 322031 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 682027 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 925981 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 1608008 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 262198462 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 65303975 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 2330693 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 0 # number of nop insts executed
system.cpu.iew.exec_refs 87811155 # number of memory reference insts executed
system.cpu.iew.exec_branches 14511685 # Number of branches executed
system.cpu.iew.exec_stores 22507180 # Number of stores executed
system.cpu.iew.exec_rate 1.611121 # Inst execution rate
system.cpu.iew.wb_sent 261483321 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 260648866 # cumulative count of insts written-back
system.cpu.iew.wb_producers 208559295 # num instructions producing a value
system.cpu.iew.wb_consumers 374938421 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.601599 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.556249 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 110351288 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 1245 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 1552443 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 147477365 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.500999 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 1.940236 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 47558134 32.25% 32.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 57784481 39.18% 71.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 14247523 9.66% 81.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 11907169 8.07% 89.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 4233466 2.87% 92.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 2889588 1.96% 93.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 908406 0.62% 94.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 1058674 0.72% 95.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 6889924 4.67% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 147477365 # Number of insts commited each cycle
system.cpu.commit.committedInsts 132071192 # Number of instructions committed
system.cpu.commit.committedOps 221363384 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 77165304 # Number of memory references committed
system.cpu.commit.loads 56649587 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 12326938 # Number of branches committed
system.cpu.commit.fp_insts 2162459 # Number of committed floating point instructions.
system.cpu.commit.int_insts 219019985 # Number of committed integer instructions.
system.cpu.commit.function_calls 797818 # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass 1176721 0.53% 0.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu 134111832 60.58% 61.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult 772953 0.35% 61.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv 7031501 3.18% 64.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd 1105073 0.50% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp 0 0.00% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt 0 0.00% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult 0 0.00% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv 0 0.00% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd 0 0.00% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu 0 0.00% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp 0 0.00% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt 0 0.00% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc 0 0.00% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult 0 0.00% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift 0 0.00% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 65.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead 56649587 25.59% 90.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite 20515717 9.27% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total 221363384 # Class of committed instruction
system.cpu.commit.bw_lim_events 6889924 # number cycles where commit BW limit reached
system.cpu.rob.rob_reads 472302113 # The number of ROB reads
system.cpu.rob.rob_writes 678534776 # The number of ROB writes
system.cpu.timesIdled 2601 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 202795 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 132071192 # Number of Instructions Simulated
system.cpu.committedOps 221363384 # Number of Ops (including micro ops) Simulated
system.cpu.cpi 1.232236 # CPI: Cycles Per Instruction
system.cpu.cpi_total 1.232236 # CPI: Total CPI of All Threads
system.cpu.ipc 0.811533 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.811533 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 453858264 # number of integer regfile reads
system.cpu.int_regfile_writes 236894069 # number of integer regfile writes
system.cpu.fp_regfile_reads 3268800 # number of floating regfile reads
system.cpu.fp_regfile_writes 2052370 # number of floating regfile writes
system.cpu.cc_regfile_reads 102728686 # number of cc regfile reads
system.cpu.cc_regfile_writes 60021475 # number of cc regfile writes
system.cpu.misc_regfile_reads 135450288 # number of misc regfile reads
system.cpu.misc_regfile_writes 1689 # number of misc regfile writes
system.cpu.dcache.tags.replacements 22 # number of replacements
system.cpu.dcache.tags.tagsinuse 1449.922463 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 66913357 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 1999 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 33473.415208 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 1449.922463 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.353985 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.353985 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 1977 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 17 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 33 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 483 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4 1444 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 0.482666 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 133833717 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 133833717 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data 46399026 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 46399026 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 20513875 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 20513875 # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data 66912901 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 66912901 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 66912901 # number of overall hits
system.cpu.dcache.overall_hits::total 66912901 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 1102 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 1102 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 1856 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 1856 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data 2958 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 2958 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 2958 # number of overall misses
system.cpu.dcache.overall_misses::total 2958 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 70369000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 70369000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 128824000 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 128824000 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 199193000 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 199193000 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 199193000 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 199193000 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 46400128 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 46400128 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 20515731 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 20515731 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 66915859 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 66915859 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 66915859 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 66915859 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000024 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.000024 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000090 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.000090 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000044 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.000044 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000044 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.000044 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63855.716878 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63855.716878 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69409.482759 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69409.482759 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 67340.432725 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67340.432725 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 67340.432725 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67340.432725 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 318 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 52 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 5 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 1 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 63.600000 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 52 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 11 # number of writebacks
system.cpu.dcache.writebacks::total 11 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 641 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 641 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 2 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 643 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 643 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 643 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 643 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 461 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 461 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1854 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 1854 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 2315 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 2315 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 2315 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 2315 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 36642000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 36642000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 126830000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 126830000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 163472000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 163472000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 163472000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 163472000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000010 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000010 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000090 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000090 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000035 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.000035 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000035 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.000035 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 79483.731020 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79483.731020 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 68408.845739 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68408.845739 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70614.254860 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70614.254860 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70614.254860 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70614.254860 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.tags.replacements 5619 # number of replacements
system.cpu.icache.tags.tagsinuse 1637.148267 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 26022644 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 7593 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 3427.188726 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 1637.148267 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.799389 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.799389 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 1974 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 103 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 181 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 882 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3 22 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4 786 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 0.963867 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 52073916 # Number of tag accesses
system.cpu.icache.tags.data_accesses 52073916 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 26022649 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 26022649 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 26022649 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 26022649 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 26022649 # number of overall hits
system.cpu.icache.overall_hits::total 26022649 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 10355 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 10355 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 10355 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 10355 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 10355 # number of overall misses
system.cpu.icache.overall_misses::total 10355 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 419159499 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 419159499 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 419159499 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 419159499 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 419159499 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 419159499 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 26033004 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 26033004 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 26033004 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 26033004 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 26033004 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 26033004 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000398 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000398 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000398 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000398 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000398 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000398 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 40478.947272 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40478.947272 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 40478.947272 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40478.947272 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 40478.947272 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40478.947272 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 1340 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 26 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 51.538462 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2445 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 2445 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 2445 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 2445 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 2445 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 2445 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 7910 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 7910 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 7910 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 7910 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 7910 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 7910 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 320594000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 320594000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 320594000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 320594000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 320594000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 320594000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000304 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000304 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000304 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000304 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000304 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000304 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 40530.214918 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40530.214918 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 40530.214918 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40530.214918 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 40530.214918 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40530.214918 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements 0 # number of replacements
system.cpu.l2cache.tags.tagsinuse 2621.537078 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 9541 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 3929 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 2.428353 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 0.832574 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 2306.260557 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 314.443947 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.000025 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.070381 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.009596 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.080003 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024 3929 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 47 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 179 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1003 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 50 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 2650 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.119904 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 128128 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 128128 # Number of data accesses
system.cpu.l2cache.Writeback_hits::writebacks 11 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 11 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 4 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 4 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 6 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 6 # number of ReadExReq hits
system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 4091 # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total 4091 # number of ReadCleanReq hits
system.cpu.l2cache.ReadSharedReq_hits::cpu.data 32 # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total 32 # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::cpu.inst 4091 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 38 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 4129 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 4091 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 38 # number of overall hits
system.cpu.l2cache.overall_hits::total 4129 # number of overall hits
system.cpu.l2cache.UpgradeReq_misses::cpu.data 312 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 312 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 1533 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 1533 # number of ReadExReq misses
system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 3503 # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total 3503 # number of ReadCleanReq misses
system.cpu.l2cache.ReadSharedReq_misses::cpu.data 428 # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total 428 # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::cpu.inst 3503 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 1961 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 5464 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 3503 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 1961 # number of overall misses
system.cpu.l2cache.overall_misses::total 5464 # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 114429000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 114429000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 265295500 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total 265295500 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 35535500 # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total 35535500 # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 265295500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 149964500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 415260000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 265295500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 149964500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 415260000 # number of overall miss cycles
system.cpu.l2cache.Writeback_accesses::writebacks 11 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 11 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 316 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 316 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 1539 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 1539 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 7594 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total 7594 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 460 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total 460 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 7594 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 1999 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 9593 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 7594 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 1999 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 9593 # number of overall (read+write) accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.987342 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.987342 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.996101 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.996101 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.461285 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.461285 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.930435 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.930435 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.461285 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.980990 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.569582 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.461285 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.980990 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.569582 # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74643.835616 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74643.835616 # average ReadExReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 75733.799600 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 75733.799600 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 83026.869159 # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 83026.869159 # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75733.799600 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76473.482917 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 75999.267936 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75733.799600 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76473.482917 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 75999.267936 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 312 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 312 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 1533 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 1533 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 3503 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total 3503 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 428 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total 428 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 3503 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 1961 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 5464 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 3503 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 1961 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 5464 # number of overall MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 6464000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 6464000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 99099000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 99099000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 230285500 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 230285500 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 31255500 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 31255500 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 230285500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 130354500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 360640000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 230285500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 130354500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 360640000 # number of overall MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.987342 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.987342 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.996101 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.996101 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.461285 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.461285 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.930435 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.930435 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.461285 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.980990 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.569582 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.461285 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.980990 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.569582 # mshr miss rate for overall accesses
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 20717.948718 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 20717.948718 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64643.835616 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64643.835616 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65739.508992 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65739.508992 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 73026.869159 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 73026.869159 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65739.508992 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 66473.482917 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 66002.928258 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65739.508992 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 66473.482917 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 66002.928258 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.toL2Bus.trans_dist::ReadResp 8368 # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback 11 # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict 5412 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq 316 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp 316 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 1539 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 1539 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq 7910 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq 460 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 20904 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4651 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 25555 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 485888 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 128640 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total 614528 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops 316 # Total snoops (count)
system.cpu.toL2Bus.snoop_fanout::samples 15866 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1 15866 100.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total 15866 # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy 7944000 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 11862000 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 3157498 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
system.membus.trans_dist::ReadResp 3929 # Transaction distribution
system.membus.trans_dist::UpgradeReq 312 # Transaction distribution
system.membus.trans_dist::UpgradeResp 312 # Transaction distribution
system.membus.trans_dist::ReadExReq 1533 # Transaction distribution
system.membus.trans_dist::ReadExResp 1533 # Transaction distribution
system.membus.trans_dist::ReadSharedReq 3930 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 11549 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total 11549 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 11549 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 349568 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::total 349568 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 349568 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 0 # Total snoops (count)
system.membus.snoop_fanout::samples 5775 # Request fanout histogram
system.membus.snoop_fanout::mean 0 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 5775 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 0 # Request fanout histogram
system.membus.snoop_fanout::total 5775 # Request fanout histogram
system.membus.reqLayer0.occupancy 7111000 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.respLayer1.occupancy 29581688 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.0 # Layer utilization (%)
---------- End Simulation Statistics ----------
|