summaryrefslogtreecommitdiff
path: root/tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby/simout
blob: 50fcbd6d892191b9f631c9f326959de34924cd90 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
M5 Simulator System

Copyright (c) 2001-2008
The Regents of The University of Michigan
All Rights Reserved


M5 compiled Apr 28 2011 14:26:41
M5 started Apr 28 2011 14:27:56
M5 executing on SC2B0617
command line: build/ALPHA_SE/m5.opt -d build/ALPHA_SE/tests/opt/quick/00.hello/alpha/linux/simple-timing-ruby -re tests/run.py build/ALPHA_SE/tests/opt/quick/00.hello/alpha/linux/simple-timing-ruby
Global frequency set at 1000000000 ticks per second
info: Entering event queue @ 0.  Starting simulation...
info: Increasing stack size by one page.
Hello world!
Exiting @ tick 342698 because target called exit()