summaryrefslogtreecommitdiff
path: root/tests/quick/00.hello/ref/alpha/tru64/o3-timing/m5stats.txt
blob: 53d94a43ff8346ec8bf8e2a4456711ac1ad3e5ef (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405

---------- Begin Simulation Statistics ----------
global.BPredUnit.BTBCorrect                         0                       # Number of correct BTB predictions (this stat may not work properly.
global.BPredUnit.BTBHits                          155                       # Number of BTB hits
global.BPredUnit.BTBLookups                       711                       # Number of BTB lookups
global.BPredUnit.RASInCorrect                      37                       # Number of incorrect RAS predictions.
global.BPredUnit.condIncorrect                    222                       # Number of conditional branches incorrect
global.BPredUnit.condPredicted                    441                       # Number of conditional branches predicted
global.BPredUnit.lookups                          888                       # Number of BP lookups
global.BPredUnit.usedRAS                          160                       # Number of times the RAS was used to get a target.
host_inst_rate                                  45832                       # Simulator instruction rate (inst/s)
host_mem_usage                                 159900                       # Number of bytes of host memory used
host_seconds                                     0.05                       # Real time elapsed on the host
host_tick_rate                                  55090                       # Simulator tick rate (ticks/s)
memdepunit.memDep.conflictingLoads                  9                       # Number of conflicting loads.
memdepunit.memDep.conflictingStores                 7                       # Number of conflicting stores.
memdepunit.memDep.insertedLoads                   675                       # Number of loads inserted to the mem dependence unit.
memdepunit.memDep.insertedStores                  369                       # Number of stores inserted to the mem dependence unit.
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        2387                       # Number of instructions simulated
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                        2886                       # Number of ticks simulated
system.cpu.commit.COM:branches                    396                       # Number of branches committed
system.cpu.commit.COM:bw_lim_events                40                       # number cycles where commit BW limit reached
system.cpu.commit.COM:bw_limited                    0                       # number of insts not committed due to BW limits
system.cpu.commit.COM:committed_per_cycle.start_dist                     # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle.samples         2646                      
system.cpu.commit.COM:committed_per_cycle.min_value            0                      
                               0         1713   6473.92%           
                               1          239    903.25%           
                               2          322   1216.93%           
                               3          139    525.32%           
                               4           78    294.78%           
                               5           67    253.21%           
                               6           27    102.04%           
                               7           21     79.37%           
                               8           40    151.17%           
system.cpu.commit.COM:committed_per_cycle.max_value            8                      
system.cpu.commit.COM:committed_per_cycle.end_dist

system.cpu.commit.COM:count                      2576                       # Number of instructions committed
system.cpu.commit.COM:loads                       415                       # Number of loads committed
system.cpu.commit.COM:membars                       0                       # Number of memory barriers committed
system.cpu.commit.COM:refs                        709                       # Number of memory references committed
system.cpu.commit.COM:swp_count                     0                       # Number of s/w prefetches committed
system.cpu.commit.branchMispredicts               138                       # The number of times a branch was mispredicted
system.cpu.commit.commitCommittedInsts           2576                       # The number of committed instructions
system.cpu.commit.commitNonSpecStalls               4                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            1258                       # The number of squashed insts skipped by commit
system.cpu.committedInsts                        2387                       # Number of Instructions Simulated
system.cpu.committedInsts_total                  2387                       # Number of Instructions Simulated
system.cpu.cpi                               1.209049                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.209049                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses                534                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency            3                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency            2                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                    469                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency            195                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.121723                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                   65                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency          122                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.114232                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses              61                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses               294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency     3.017241                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency     2.208333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                   236                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency           175                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.197279                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                  58                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits               34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency           53                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.081633                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses             24                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles_no_mshrs <err: div-0>                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles_no_targets     1.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   8.294118                       # Average number of references to valid blocks.
system.cpu.dcache.blocked_no_mshrs                  0                       # number of cycles access was blocked
system.cpu.dcache.blocked_no_targets                2                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles_no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles_no_targets            3                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses                 828                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency     3.008130                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency     2.058824                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                     705                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency             370                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.148551                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                   123                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits                 38                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency          175                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.102657                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses               85                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.overall_accesses                828                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency     3.008130                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency     2.058824                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency <err: div-0>                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                    705                       # number of overall hits
system.cpu.dcache.overall_miss_latency            370                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.148551                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                  123                       # number of overall misses
system.cpu.dcache.overall_mshr_hits                38                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency          175                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.102657                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses              85                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetcher.num_hwpf_already_in_cache            0                       # number of hwpf that were already in the cache
system.cpu.dcache.prefetcher.num_hwpf_already_in_mshr            0                       # number of hwpf that were already in mshr
system.cpu.dcache.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
system.cpu.dcache.prefetcher.num_hwpf_evicted            0                       # number of hwpf removed due to no buffer left
system.cpu.dcache.prefetcher.num_hwpf_identified            0                       # number of hwpf identified
system.cpu.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.dcache.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.cpu.dcache.prefetcher.num_hwpf_span_page            0                       # number of hwpf spanning a virtual page
system.cpu.dcache.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.sampled_refs                     85                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                 54.161413                       # Cycle average of tags in use
system.cpu.dcache.total_refs                      705                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                        0                       # number of writebacks
system.cpu.decode.DECODE:BlockedCycles             82                       # Number of cycles decode is blocked
system.cpu.decode.DECODE:BranchMispred             90                       # Number of times decode detected a branch misprediction
system.cpu.decode.DECODE:BranchResolved           156                       # Number of times decode resolved a branch
system.cpu.decode.DECODE:DecodedInsts            4646                       # Number of instructions handled by decode
system.cpu.decode.DECODE:IdleCycles              1691                       # Number of cycles decode is idle
system.cpu.decode.DECODE:RunCycles                873                       # Number of cycles decode is running
system.cpu.decode.DECODE:SquashCycles             240                       # Number of cycles decode is squashing
system.cpu.decode.DECODE:SquashedInsts            315                       # Number of squashed instructions handled by decode
system.cpu.decode.DECODE:UnblockCycles              1                       # Number of cycles decode is unblocking
system.cpu.fetch.Branches                         888                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       740                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          1663                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    77                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                           5518                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     235                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.307586                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                740                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                315                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.911327                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist.start_dist                           # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist.samples                2887                      
system.cpu.fetch.rateDist.min_value                 0                      
                               0         1965   6806.37%           
                               1           36    124.70%           
                               2           79    273.64%           
                               3           66    228.61%           
                               4          125    432.98%           
                               5           60    207.83%           
                               6           40    138.55%           
                               7           42    145.48%           
                               8          474   1641.84%           
system.cpu.fetch.rateDist.max_value                 8                      
system.cpu.fetch.rateDist.end_dist

system.cpu.icache.ReadReq_accesses                740                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency     2.989474                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency            2                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits                    550                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency            568                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.256757                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  190                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency          378                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.255405                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             189                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles_no_mshrs <err: div-0>                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles_no_targets <err: div-0>                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                   2.910053                       # Average number of references to valid blocks.
system.cpu.icache.blocked_no_mshrs                  0                       # number of cycles access was blocked
system.cpu.icache.blocked_no_targets                0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses                 740                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency     2.989474                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency            2                       # average overall mshr miss latency
system.cpu.icache.demand_hits                     550                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency             568                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.256757                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   190                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency          378                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.255405                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              189                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.overall_accesses                740                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency     2.989474                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency            2                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency <err: div-0>                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits                    550                       # number of overall hits
system.cpu.icache.overall_miss_latency            568                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.256757                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  190                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency          378                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.255405                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             189                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetcher.num_hwpf_already_in_cache            0                       # number of hwpf that were already in the cache
system.cpu.icache.prefetcher.num_hwpf_already_in_mshr            0                       # number of hwpf that were already in mshr
system.cpu.icache.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
system.cpu.icache.prefetcher.num_hwpf_evicted            0                       # number of hwpf removed due to no buffer left
system.cpu.icache.prefetcher.num_hwpf_identified            0                       # number of hwpf identified
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.cpu.icache.prefetcher.num_hwpf_span_page            0                       # number of hwpf spanning a virtual page
system.cpu.icache.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    189                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                115.538968                       # Cycle average of tags in use
system.cpu.icache.total_refs                      550                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.iew.EXEC:branches                      532                       # Number of branches executed
system.cpu.iew.EXEC:nop                           247                       # number of nop insts executed
system.cpu.iew.EXEC:rate                     1.078628                       # Inst execution rate
system.cpu.iew.EXEC:refs                          910                       # number of memory reference insts executed
system.cpu.iew.EXEC:stores                        336                       # Number of stores executed
system.cpu.iew.EXEC:swp                             0                       # number of swp insts executed
system.cpu.iew.WB:consumers                      1788                       # num instructions consuming a value
system.cpu.iew.WB:count                          3053                       # cumulative count of insts written-back
system.cpu.iew.WB:fanout                     0.790828                       # average fanout of values written-back
system.cpu.iew.WB:penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.WB:penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.iew.WB:producers                      1414                       # num instructions producing a value
system.cpu.iew.WB:rate                       1.057499                       # insts written-back per cycle
system.cpu.iew.WB:sent                           3067                       # cumulative count of insts sent to commit
system.cpu.iew.branchMispredicts                  158                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewBlockCycles                       0                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                   675                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  7                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               127                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  369                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                3835                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                   574                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               143                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                  3114                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    240                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread.0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread.0.forwLoads              30                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread.0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread.0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread.0.squashedLoads          260                       # Number of loads squashed
system.cpu.iew.lsq.thread.0.squashedStores           75                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             11                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          105                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             53                       # Number of branches that were predicted taken incorrectly
system.cpu.ipc                               0.827096                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.827096                       # IPC: Total IPC of All Threads
system.cpu.iq.ISSUE:FU_type_0                    3257                       # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0.start_dist
                          (null)            0      0.00%            # Type of FU issued
                          IntAlu         2308     70.86%            # Type of FU issued
                         IntMult            1      0.03%            # Type of FU issued
                          IntDiv            0      0.00%            # Type of FU issued
                        FloatAdd            0      0.00%            # Type of FU issued
                        FloatCmp            0      0.00%            # Type of FU issued
                        FloatCvt            0      0.00%            # Type of FU issued
                       FloatMult            0      0.00%            # Type of FU issued
                        FloatDiv            0      0.00%            # Type of FU issued
                       FloatSqrt            0      0.00%            # Type of FU issued
                         MemRead          605     18.58%            # Type of FU issued
                        MemWrite          343     10.53%            # Type of FU issued
                       IprAccess            0      0.00%            # Type of FU issued
                    InstPrefetch            0      0.00%            # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0.end_dist
system.cpu.iq.ISSUE:fu_busy_cnt                    40                       # FU busy when requested
system.cpu.iq.ISSUE:fu_busy_rate             0.012281                       # FU busy rate (busy events/executed inst)
system.cpu.iq.ISSUE:fu_full.start_dist
                          (null)            0      0.00%            # attempts to use FU when none available
                          IntAlu            5     12.50%            # attempts to use FU when none available
                         IntMult            0      0.00%            # attempts to use FU when none available
                          IntDiv            0      0.00%            # attempts to use FU when none available
                        FloatAdd            0      0.00%            # attempts to use FU when none available
                        FloatCmp            0      0.00%            # attempts to use FU when none available
                        FloatCvt            0      0.00%            # attempts to use FU when none available
                       FloatMult            0      0.00%            # attempts to use FU when none available
                        FloatDiv            0      0.00%            # attempts to use FU when none available
                       FloatSqrt            0      0.00%            # attempts to use FU when none available
                         MemRead           12     30.00%            # attempts to use FU when none available
                        MemWrite           23     57.50%            # attempts to use FU when none available
                       IprAccess            0      0.00%            # attempts to use FU when none available
                    InstPrefetch            0      0.00%            # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full.end_dist
system.cpu.iq.ISSUE:issued_per_cycle.start_dist                     # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle.samples         2887                      
system.cpu.iq.ISSUE:issued_per_cycle.min_value            0                      
                               0         1607   5566.33%           
                               1          435   1506.75%           
                               2          298   1032.21%           
                               3          221    765.50%           
                               4          164    568.06%           
                               5           94    325.60%           
                               6           46    159.33%           
                               7           15     51.96%           
                               8            7     24.25%           
system.cpu.iq.ISSUE:issued_per_cycle.max_value            8                      
system.cpu.iq.ISSUE:issued_per_cycle.end_dist

system.cpu.iq.ISSUE:rate                     1.128161                       # Inst issue rate
system.cpu.iq.iqInstsAdded                       3581                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                      3257                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   7                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            1088                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                 1                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined          503                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.l2cache.ReadReq_accesses               274                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_avg_miss_latency     2.018248                       # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency            1                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_miss_latency           553                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_rate                1                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_misses                 274                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_mshr_miss_latency          274                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate            1                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_misses            274                       # number of ReadReq MSHR misses
system.cpu.l2cache.avg_blocked_cycles_no_mshrs <err: div-0>                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles_no_targets <err: div-0>                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_refs                         0                       # Average number of references to valid blocks.
system.cpu.l2cache.blocked_no_mshrs                 0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_no_targets               0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles_no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles_no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
system.cpu.l2cache.demand_accesses                274                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency     2.018248                       # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency            1                       # average overall mshr miss latency
system.cpu.l2cache.demand_hits                      0                       # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency            553                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate                 1                       # miss rate for demand accesses
system.cpu.l2cache.demand_misses                  274                       # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency          274                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate            1                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses             274                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
system.cpu.l2cache.mshr_cap_events                  0                       # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu.l2cache.overall_accesses               274                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency     2.018248                       # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency            1                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency <err: div-0>                       # average overall mshr uncacheable latency
system.cpu.l2cache.overall_hits                     0                       # number of overall hits
system.cpu.l2cache.overall_miss_latency           553                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate                1                       # miss rate for overall accesses
system.cpu.l2cache.overall_misses                 274                       # number of overall misses
system.cpu.l2cache.overall_mshr_hits                0                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency          274                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate            1                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses            274                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.prefetcher.num_hwpf_already_in_cache            0                       # number of hwpf that were already in the cache
system.cpu.l2cache.prefetcher.num_hwpf_already_in_mshr            0                       # number of hwpf that were already in mshr
system.cpu.l2cache.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
system.cpu.l2cache.prefetcher.num_hwpf_evicted            0                       # number of hwpf removed due to no buffer left
system.cpu.l2cache.prefetcher.num_hwpf_identified            0                       # number of hwpf identified
system.cpu.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.l2cache.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.cpu.l2cache.prefetcher.num_hwpf_span_page            0                       # number of hwpf spanning a virtual page
system.cpu.l2cache.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu.l2cache.replacements                     0                       # number of replacements
system.cpu.l2cache.sampled_refs                   274                       # Sample count of references to valid blocks.
system.cpu.l2cache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.tagsinuse               169.795289                       # Cycle average of tags in use
system.cpu.l2cache.total_refs                       0                       # Total number of references to valid blocks.
system.cpu.l2cache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks                       0                       # number of writebacks
system.cpu.numCycles                             2887                       # number of cpu cycles simulated
system.cpu.rename.RENAME:CommittedMaps           1768                       # Number of HB maps that are committed
system.cpu.rename.RENAME:IdleCycles              1780                       # Number of cycles rename is idle
system.cpu.rename.RENAME:LSQFullEvents              2                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RENAME:RenameLookups           4975                       # Number of register rename lookups that rename has made
system.cpu.rename.RENAME:RenamedInsts            4400                       # Number of instructions processed by rename
system.cpu.rename.RENAME:RenamedOperands         3144                       # Number of destination operands rename has renamed
system.cpu.rename.RENAME:RunCycles                785                       # Number of cycles rename is running
system.cpu.rename.RENAME:SquashCycles             240                       # Number of cycles rename is squashing
system.cpu.rename.RENAME:UnblockCycles              8                       # Number of cycles rename is unblocking
system.cpu.rename.RENAME:UndoneMaps              1376                       # Number of HB maps that are undone due to squashing
system.cpu.rename.RENAME:serializeStallCycles           74                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RENAME:serializingInsts           10                       # count of serializing insts renamed
system.cpu.rename.RENAME:skidInsts                 62                       # count of insts added to the skid buffer
system.cpu.rename.RENAME:tempSerializingInsts            8                       # count of temporary serializing insts renamed
system.cpu.workload.PROG:num_syscalls               4                       # Number of system calls

---------- End Simulation Statistics   ----------