1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
|
================ Begin RubySystem Configuration Print ================
Ruby Configuration
------------------
protocol: MOSI_SMP_bcast
compiled_at: 22:51:11, May 4 2009
RUBY_DEBUG: false
hostname: piton
g_RANDOM_SEED: 1
g_DEADLOCK_THRESHOLD: 500000
RANDOMIZATION: false
g_SYNTHETIC_DRIVER: false
g_DETERMINISTIC_DRIVER: false
g_FILTERING_ENABLED: false
g_DISTRIBUTED_PERSISTENT_ENABLED: true
g_DYNAMIC_TIMEOUT_ENABLED: true
g_RETRY_THRESHOLD: 1
g_FIXED_TIMEOUT_LATENCY: 300
g_trace_warmup_length: 1000000
g_bash_bandwidth_adaptive_threshold: 0.75
g_tester_length: 0
g_synthetic_locks: 2048
g_deterministic_addrs: 1
g_SpecifiedGenerator: DetermInvGenerator
g_callback_counter: 0
g_NUM_COMPLETIONS_BEFORE_PASS: 0
g_NUM_SMT_THREADS: 1
g_think_time: 5
g_hold_time: 5
g_wait_time: 5
PROTOCOL_DEBUG_TRACE: true
DEBUG_FILTER_STRING: none
DEBUG_VERBOSITY_STRING: none
DEBUG_START_TIME: 0
DEBUG_OUTPUT_FILENAME: none
SIMICS_RUBY_MULTIPLIER: 4
OPAL_RUBY_MULTIPLIER: 1
TRANSACTION_TRACE_ENABLED: false
USER_MODE_DATA_ONLY: false
PROFILE_HOT_LINES: false
PROFILE_ALL_INSTRUCTIONS: false
PRINT_INSTRUCTION_TRACE: false
g_DEBUG_CYCLE: 0
BLOCK_STC: false
PERFECT_MEMORY_SYSTEM: false
PERFECT_MEMORY_SYSTEM_LATENCY: 0
DATA_BLOCK: false
REMOVE_SINGLE_CYCLE_DCACHE_FAST_PATH: false
L1_CACHE_ASSOC: 4
L1_CACHE_NUM_SETS_BITS: 8
L2_CACHE_ASSOC: 4
L2_CACHE_NUM_SETS_BITS: 16
g_MEMORY_SIZE_BYTES: 4294967296
g_DATA_BLOCK_BYTES: 64
g_PAGE_SIZE_BYTES: 4096
g_REPLACEMENT_POLICY: PSEDUO_LRU
g_NUM_PROCESSORS: 8
g_NUM_L2_BANKS: 8
g_NUM_MEMORIES: 8
g_PROCS_PER_CHIP: 1
g_NUM_CHIPS: 8
g_NUM_CHIP_BITS: 3
g_MEMORY_SIZE_BITS: 32
g_DATA_BLOCK_BITS: 6
g_PAGE_SIZE_BITS: 12
g_NUM_PROCESSORS_BITS: 3
g_PROCS_PER_CHIP_BITS: 0
g_NUM_L2_BANKS_BITS: 3
g_NUM_L2_BANKS_PER_CHIP_BITS: 0
g_NUM_L2_BANKS_PER_CHIP: 1
g_NUM_MEMORIES_BITS: 3
g_NUM_MEMORIES_PER_CHIP: 1
g_MEMORY_MODULE_BITS: 23
g_MEMORY_MODULE_BLOCKS: 8388608
MAP_L2BANKS_TO_LOWEST_BITS: false
DIRECTORY_CACHE_LATENCY: 6
NULL_LATENCY: 1
ISSUE_LATENCY: 2
CACHE_RESPONSE_LATENCY: 12
L2_RESPONSE_LATENCY: 6
L2_TAG_LATENCY: 6
L1_RESPONSE_LATENCY: 3
MEMORY_RESPONSE_LATENCY_MINUS_2: 158
DIRECTORY_LATENCY: 80
NETWORK_LINK_LATENCY: 1
COPY_HEAD_LATENCY: 4
ON_CHIP_LINK_LATENCY: 1
RECYCLE_LATENCY: 10
L2_RECYCLE_LATENCY: 5
TIMER_LATENCY: 10000
TBE_RESPONSE_LATENCY: 1
PERIODIC_TIMER_WAKEUPS: true
PROFILE_EXCEPTIONS: false
PROFILE_XACT: true
PROFILE_NONXACT: false
XACT_DEBUG: true
XACT_DEBUG_LEVEL: 1
XACT_MEMORY: false
XACT_ENABLE_TOURMALINE: false
XACT_NUM_CURRENT: 0
XACT_LAST_UPDATE: 0
XACT_ISOLATION_CHECK: false
PERFECT_FILTER: true
READ_WRITE_FILTER: Perfect_
PERFECT_VIRTUAL_FILTER: true
VIRTUAL_READ_WRITE_FILTER: Perfect_
PERFECT_SUMMARY_FILTER: true
SUMMARY_READ_WRITE_FILTER: Perfect_
XACT_EAGER_CD: true
XACT_LAZY_VM: false
XACT_CONFLICT_RES: BASE
XACT_VISUALIZER: false
XACT_COMMIT_TOKEN_LATENCY: 0
XACT_NO_BACKOFF: false
XACT_LOG_BUFFER_SIZE: 0
XACT_STORE_PREDICTOR_HISTORY: 256
XACT_STORE_PREDICTOR_ENTRIES: 256
XACT_STORE_PREDICTOR_THRESHOLD: 4
XACT_FIRST_ACCESS_COST: 0
XACT_FIRST_PAGE_ACCESS_COST: 0
ENABLE_MAGIC_WAITING: false
ENABLE_WATCHPOINT: false
XACT_ENABLE_VIRTUALIZATION_LOGTM_SE: false
ATMTP_ENABLED: false
ATMTP_ABORT_ON_NON_XACT_INST: false
ATMTP_ALLOW_SAVE_RESTORE_IN_XACT: false
ATMTP_XACT_MAX_STORES: 32
ATMTP_DEBUG_LEVEL: 0
L1_REQUEST_LATENCY: 2
L2_REQUEST_LATENCY: 4
SINGLE_ACCESS_L2_BANKS: true
SEQUENCER_TO_CONTROLLER_LATENCY: 4
L1CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
L2CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
DIRECTORY_TRANSITIONS_PER_RUBY_CYCLE: 32
g_SEQUENCER_OUTSTANDING_REQUESTS: 16
NUMBER_OF_TBES: 128
NUMBER_OF_L1_TBES: 32
NUMBER_OF_L2_TBES: 32
FINITE_BUFFERING: false
FINITE_BUFFER_SIZE: 3
PROCESSOR_BUFFER_SIZE: 10
PROTOCOL_BUFFER_SIZE: 32
TSO: false
g_NETWORK_TOPOLOGY: HIERARCHICAL_SWITCH
g_CACHE_DESIGN: NUCA
g_endpoint_bandwidth: 10000
g_adaptive_routing: true
NUMBER_OF_VIRTUAL_NETWORKS: 4
FAN_OUT_DEGREE: 4
g_PRINT_TOPOLOGY: true
XACT_LENGTH: 0
XACT_SIZE: 0
ABORT_RETRY_TIME: 0
g_GARNET_NETWORK: false
g_DETAIL_NETWORK: false
g_NETWORK_TESTING: false
g_FLIT_SIZE: 16
g_NUM_PIPE_STAGES: 4
g_VCS_PER_CLASS: 4
g_BUFFER_SIZE: 4
MEM_BUS_CYCLE_MULTIPLIER: 10
BANKS_PER_RANK: 8
RANKS_PER_DIMM: 2
DIMMS_PER_CHANNEL: 2
BANK_BIT_0: 8
RANK_BIT_0: 11
DIMM_BIT_0: 12
BANK_QUEUE_SIZE: 12
BANK_BUSY_TIME: 11
RANK_RANK_DELAY: 1
READ_WRITE_DELAY: 2
BASIC_BUS_BUSY_TIME: 2
MEM_CTL_LATENCY: 12
REFRESH_PERIOD: 1560
TFAW: 0
MEM_RANDOM_ARBITRATE: 0
MEM_FIXED_DELAY: 0
Chip Config
-----------
Total_Chips: 8
L1Cache_TBEs numberPerChip: 1
TBEs_per_TBETable: 128
L1Cache_L1IcacheMemory numberPerChip: 1
Cache config: L1Cache_0_L1I
cache_associativity: 4
num_cache_sets_bits: 8
num_cache_sets: 256
cache_set_size_bytes: 16384
cache_set_size_Kbytes: 16
cache_set_size_Mbytes: 0.015625
cache_size_bytes: 65536
cache_size_Kbytes: 64
cache_size_Mbytes: 0.0625
L1Cache_L1DcacheMemory numberPerChip: 1
Cache config: L1Cache_0_L1D
cache_associativity: 4
num_cache_sets_bits: 8
num_cache_sets: 256
cache_set_size_bytes: 16384
cache_set_size_Kbytes: 16
cache_set_size_Mbytes: 0.015625
cache_size_bytes: 65536
cache_size_Kbytes: 64
cache_size_Mbytes: 0.0625
L1Cache_L2cacheMemory numberPerChip: 1
Cache config: L1Cache_0_L2
cache_associativity: 4
num_cache_sets_bits: 16
num_cache_sets: 65536
cache_set_size_bytes: 4194304
cache_set_size_Kbytes: 4096
cache_set_size_Mbytes: 4
cache_size_bytes: 16777216
cache_size_Kbytes: 16384
cache_size_Mbytes: 16
L1Cache_mandatoryQueue numberPerChip: 1
L1Cache_sequencer numberPerChip: 1
sequencer: Sequencer - SC
max_outstanding_requests: 16
L1Cache_storeBuffer numberPerChip: 1
Store buffer entries: 128 (Only valid if TSO is enabled)
Directory_directory numberPerChip: 1
Memory config:
memory_bits: 32
memory_size_bytes: 4294967296
memory_size_Kbytes: 4.1943e+06
memory_size_Mbytes: 4096
memory_size_Gbytes: 4
module_bits: 23
module_size_lines: 8388608
module_size_bytes: 536870912
module_size_Kbytes: 524288
module_size_Mbytes: 512
Network Configuration
---------------------
network: SIMPLE_NETWORK
topology: HIERARCHICAL_SWITCH
virtual_net_0: active, ordered
virtual_net_1: active, unordered
virtual_net_2: inactive
virtual_net_3: inactive
--- Begin Topology Print ---
Topology print ONLY indicates the _NETWORK_ latency between two machines
It does NOT include the latency within the machines
L1Cache-0 Network Latencies
L1Cache-0 -> L1Cache-1 net_lat: 9
L1Cache-0 -> L1Cache-2 net_lat: 9
L1Cache-0 -> L1Cache-3 net_lat: 9
L1Cache-0 -> L1Cache-4 net_lat: 9
L1Cache-0 -> L1Cache-5 net_lat: 9
L1Cache-0 -> L1Cache-6 net_lat: 9
L1Cache-0 -> L1Cache-7 net_lat: 9
L1Cache-0 -> Directory-0 net_lat: 9
L1Cache-0 -> Directory-1 net_lat: 9
L1Cache-0 -> Directory-2 net_lat: 9
L1Cache-0 -> Directory-3 net_lat: 9
L1Cache-0 -> Directory-4 net_lat: 9
L1Cache-0 -> Directory-5 net_lat: 9
L1Cache-0 -> Directory-6 net_lat: 9
L1Cache-0 -> Directory-7 net_lat: 9
L1Cache-1 Network Latencies
L1Cache-1 -> L1Cache-0 net_lat: 9
L1Cache-1 -> L1Cache-2 net_lat: 9
L1Cache-1 -> L1Cache-3 net_lat: 9
L1Cache-1 -> L1Cache-4 net_lat: 9
L1Cache-1 -> L1Cache-5 net_lat: 9
L1Cache-1 -> L1Cache-6 net_lat: 9
L1Cache-1 -> L1Cache-7 net_lat: 9
L1Cache-1 -> Directory-0 net_lat: 9
L1Cache-1 -> Directory-1 net_lat: 9
L1Cache-1 -> Directory-2 net_lat: 9
L1Cache-1 -> Directory-3 net_lat: 9
L1Cache-1 -> Directory-4 net_lat: 9
L1Cache-1 -> Directory-5 net_lat: 9
L1Cache-1 -> Directory-6 net_lat: 9
L1Cache-1 -> Directory-7 net_lat: 9
L1Cache-2 Network Latencies
L1Cache-2 -> L1Cache-0 net_lat: 9
L1Cache-2 -> L1Cache-1 net_lat: 9
L1Cache-2 -> L1Cache-3 net_lat: 9
L1Cache-2 -> L1Cache-4 net_lat: 9
L1Cache-2 -> L1Cache-5 net_lat: 9
L1Cache-2 -> L1Cache-6 net_lat: 9
L1Cache-2 -> L1Cache-7 net_lat: 9
L1Cache-2 -> Directory-0 net_lat: 9
L1Cache-2 -> Directory-1 net_lat: 9
L1Cache-2 -> Directory-2 net_lat: 9
L1Cache-2 -> Directory-3 net_lat: 9
L1Cache-2 -> Directory-4 net_lat: 9
L1Cache-2 -> Directory-5 net_lat: 9
L1Cache-2 -> Directory-6 net_lat: 9
L1Cache-2 -> Directory-7 net_lat: 9
L1Cache-3 Network Latencies
L1Cache-3 -> L1Cache-0 net_lat: 9
L1Cache-3 -> L1Cache-1 net_lat: 9
L1Cache-3 -> L1Cache-2 net_lat: 9
L1Cache-3 -> L1Cache-4 net_lat: 9
L1Cache-3 -> L1Cache-5 net_lat: 9
L1Cache-3 -> L1Cache-6 net_lat: 9
L1Cache-3 -> L1Cache-7 net_lat: 9
L1Cache-3 -> Directory-0 net_lat: 9
L1Cache-3 -> Directory-1 net_lat: 9
L1Cache-3 -> Directory-2 net_lat: 9
L1Cache-3 -> Directory-3 net_lat: 9
L1Cache-3 -> Directory-4 net_lat: 9
L1Cache-3 -> Directory-5 net_lat: 9
L1Cache-3 -> Directory-6 net_lat: 9
L1Cache-3 -> Directory-7 net_lat: 9
L1Cache-4 Network Latencies
L1Cache-4 -> L1Cache-0 net_lat: 9
L1Cache-4 -> L1Cache-1 net_lat: 9
L1Cache-4 -> L1Cache-2 net_lat: 9
L1Cache-4 -> L1Cache-3 net_lat: 9
L1Cache-4 -> L1Cache-5 net_lat: 9
L1Cache-4 -> L1Cache-6 net_lat: 9
L1Cache-4 -> L1Cache-7 net_lat: 9
L1Cache-4 -> Directory-0 net_lat: 9
L1Cache-4 -> Directory-1 net_lat: 9
L1Cache-4 -> Directory-2 net_lat: 9
L1Cache-4 -> Directory-3 net_lat: 9
L1Cache-4 -> Directory-4 net_lat: 9
L1Cache-4 -> Directory-5 net_lat: 9
L1Cache-4 -> Directory-6 net_lat: 9
L1Cache-4 -> Directory-7 net_lat: 9
L1Cache-5 Network Latencies
L1Cache-5 -> L1Cache-0 net_lat: 9
L1Cache-5 -> L1Cache-1 net_lat: 9
L1Cache-5 -> L1Cache-2 net_lat: 9
L1Cache-5 -> L1Cache-3 net_lat: 9
L1Cache-5 -> L1Cache-4 net_lat: 9
L1Cache-5 -> L1Cache-6 net_lat: 9
L1Cache-5 -> L1Cache-7 net_lat: 9
L1Cache-5 -> Directory-0 net_lat: 9
L1Cache-5 -> Directory-1 net_lat: 9
L1Cache-5 -> Directory-2 net_lat: 9
L1Cache-5 -> Directory-3 net_lat: 9
L1Cache-5 -> Directory-4 net_lat: 9
L1Cache-5 -> Directory-5 net_lat: 9
L1Cache-5 -> Directory-6 net_lat: 9
L1Cache-5 -> Directory-7 net_lat: 9
L1Cache-6 Network Latencies
L1Cache-6 -> L1Cache-0 net_lat: 9
L1Cache-6 -> L1Cache-1 net_lat: 9
L1Cache-6 -> L1Cache-2 net_lat: 9
L1Cache-6 -> L1Cache-3 net_lat: 9
L1Cache-6 -> L1Cache-4 net_lat: 9
L1Cache-6 -> L1Cache-5 net_lat: 9
L1Cache-6 -> L1Cache-7 net_lat: 9
L1Cache-6 -> Directory-0 net_lat: 9
L1Cache-6 -> Directory-1 net_lat: 9
L1Cache-6 -> Directory-2 net_lat: 9
L1Cache-6 -> Directory-3 net_lat: 9
L1Cache-6 -> Directory-4 net_lat: 9
L1Cache-6 -> Directory-5 net_lat: 9
L1Cache-6 -> Directory-6 net_lat: 9
L1Cache-6 -> Directory-7 net_lat: 9
L1Cache-7 Network Latencies
L1Cache-7 -> L1Cache-0 net_lat: 9
L1Cache-7 -> L1Cache-1 net_lat: 9
L1Cache-7 -> L1Cache-2 net_lat: 9
L1Cache-7 -> L1Cache-3 net_lat: 9
L1Cache-7 -> L1Cache-4 net_lat: 9
L1Cache-7 -> L1Cache-5 net_lat: 9
L1Cache-7 -> L1Cache-6 net_lat: 9
L1Cache-7 -> Directory-0 net_lat: 9
L1Cache-7 -> Directory-1 net_lat: 9
L1Cache-7 -> Directory-2 net_lat: 9
L1Cache-7 -> Directory-3 net_lat: 9
L1Cache-7 -> Directory-4 net_lat: 9
L1Cache-7 -> Directory-5 net_lat: 9
L1Cache-7 -> Directory-6 net_lat: 9
L1Cache-7 -> Directory-7 net_lat: 9
Directory-0 Network Latencies
Directory-0 -> L1Cache-0 net_lat: 9
Directory-0 -> L1Cache-1 net_lat: 9
Directory-0 -> L1Cache-2 net_lat: 9
Directory-0 -> L1Cache-3 net_lat: 9
Directory-0 -> L1Cache-4 net_lat: 9
Directory-0 -> L1Cache-5 net_lat: 9
Directory-0 -> L1Cache-6 net_lat: 9
Directory-0 -> L1Cache-7 net_lat: 9
Directory-0 -> Directory-1 net_lat: 9
Directory-0 -> Directory-2 net_lat: 9
Directory-0 -> Directory-3 net_lat: 9
Directory-0 -> Directory-4 net_lat: 9
Directory-0 -> Directory-5 net_lat: 9
Directory-0 -> Directory-6 net_lat: 9
Directory-0 -> Directory-7 net_lat: 9
Directory-1 Network Latencies
Directory-1 -> L1Cache-0 net_lat: 9
Directory-1 -> L1Cache-1 net_lat: 9
Directory-1 -> L1Cache-2 net_lat: 9
Directory-1 -> L1Cache-3 net_lat: 9
Directory-1 -> L1Cache-4 net_lat: 9
Directory-1 -> L1Cache-5 net_lat: 9
Directory-1 -> L1Cache-6 net_lat: 9
Directory-1 -> L1Cache-7 net_lat: 9
Directory-1 -> Directory-0 net_lat: 9
Directory-1 -> Directory-2 net_lat: 9
Directory-1 -> Directory-3 net_lat: 9
Directory-1 -> Directory-4 net_lat: 9
Directory-1 -> Directory-5 net_lat: 9
Directory-1 -> Directory-6 net_lat: 9
Directory-1 -> Directory-7 net_lat: 9
Directory-2 Network Latencies
Directory-2 -> L1Cache-0 net_lat: 9
Directory-2 -> L1Cache-1 net_lat: 9
Directory-2 -> L1Cache-2 net_lat: 9
Directory-2 -> L1Cache-3 net_lat: 9
Directory-2 -> L1Cache-4 net_lat: 9
Directory-2 -> L1Cache-5 net_lat: 9
Directory-2 -> L1Cache-6 net_lat: 9
Directory-2 -> L1Cache-7 net_lat: 9
Directory-2 -> Directory-0 net_lat: 9
Directory-2 -> Directory-1 net_lat: 9
Directory-2 -> Directory-3 net_lat: 9
Directory-2 -> Directory-4 net_lat: 9
Directory-2 -> Directory-5 net_lat: 9
Directory-2 -> Directory-6 net_lat: 9
Directory-2 -> Directory-7 net_lat: 9
Directory-3 Network Latencies
Directory-3 -> L1Cache-0 net_lat: 9
Directory-3 -> L1Cache-1 net_lat: 9
Directory-3 -> L1Cache-2 net_lat: 9
Directory-3 -> L1Cache-3 net_lat: 9
Directory-3 -> L1Cache-4 net_lat: 9
Directory-3 -> L1Cache-5 net_lat: 9
Directory-3 -> L1Cache-6 net_lat: 9
Directory-3 -> L1Cache-7 net_lat: 9
Directory-3 -> Directory-0 net_lat: 9
Directory-3 -> Directory-1 net_lat: 9
Directory-3 -> Directory-2 net_lat: 9
Directory-3 -> Directory-4 net_lat: 9
Directory-3 -> Directory-5 net_lat: 9
Directory-3 -> Directory-6 net_lat: 9
Directory-3 -> Directory-7 net_lat: 9
Directory-4 Network Latencies
Directory-4 -> L1Cache-0 net_lat: 9
Directory-4 -> L1Cache-1 net_lat: 9
Directory-4 -> L1Cache-2 net_lat: 9
Directory-4 -> L1Cache-3 net_lat: 9
Directory-4 -> L1Cache-4 net_lat: 9
Directory-4 -> L1Cache-5 net_lat: 9
Directory-4 -> L1Cache-6 net_lat: 9
Directory-4 -> L1Cache-7 net_lat: 9
Directory-4 -> Directory-0 net_lat: 9
Directory-4 -> Directory-1 net_lat: 9
Directory-4 -> Directory-2 net_lat: 9
Directory-4 -> Directory-3 net_lat: 9
Directory-4 -> Directory-5 net_lat: 9
Directory-4 -> Directory-6 net_lat: 9
Directory-4 -> Directory-7 net_lat: 9
Directory-5 Network Latencies
Directory-5 -> L1Cache-0 net_lat: 9
Directory-5 -> L1Cache-1 net_lat: 9
Directory-5 -> L1Cache-2 net_lat: 9
Directory-5 -> L1Cache-3 net_lat: 9
Directory-5 -> L1Cache-4 net_lat: 9
Directory-5 -> L1Cache-5 net_lat: 9
Directory-5 -> L1Cache-6 net_lat: 9
Directory-5 -> L1Cache-7 net_lat: 9
Directory-5 -> Directory-0 net_lat: 9
Directory-5 -> Directory-1 net_lat: 9
Directory-5 -> Directory-2 net_lat: 9
Directory-5 -> Directory-3 net_lat: 9
Directory-5 -> Directory-4 net_lat: 9
Directory-5 -> Directory-6 net_lat: 9
Directory-5 -> Directory-7 net_lat: 9
Directory-6 Network Latencies
Directory-6 -> L1Cache-0 net_lat: 9
Directory-6 -> L1Cache-1 net_lat: 9
Directory-6 -> L1Cache-2 net_lat: 9
Directory-6 -> L1Cache-3 net_lat: 9
Directory-6 -> L1Cache-4 net_lat: 9
Directory-6 -> L1Cache-5 net_lat: 9
Directory-6 -> L1Cache-6 net_lat: 9
Directory-6 -> L1Cache-7 net_lat: 9
Directory-6 -> Directory-0 net_lat: 9
Directory-6 -> Directory-1 net_lat: 9
Directory-6 -> Directory-2 net_lat: 9
Directory-6 -> Directory-3 net_lat: 9
Directory-6 -> Directory-4 net_lat: 9
Directory-6 -> Directory-5 net_lat: 9
Directory-6 -> Directory-7 net_lat: 9
Directory-7 Network Latencies
Directory-7 -> L1Cache-0 net_lat: 9
Directory-7 -> L1Cache-1 net_lat: 9
Directory-7 -> L1Cache-2 net_lat: 9
Directory-7 -> L1Cache-3 net_lat: 9
Directory-7 -> L1Cache-4 net_lat: 9
Directory-7 -> L1Cache-5 net_lat: 9
Directory-7 -> L1Cache-6 net_lat: 9
Directory-7 -> L1Cache-7 net_lat: 9
Directory-7 -> Directory-0 net_lat: 9
Directory-7 -> Directory-1 net_lat: 9
Directory-7 -> Directory-2 net_lat: 9
Directory-7 -> Directory-3 net_lat: 9
Directory-7 -> Directory-4 net_lat: 9
Directory-7 -> Directory-5 net_lat: 9
Directory-7 -> Directory-6 net_lat: 9
--- End Topology Print ---
Profiler Configuration
----------------------
periodic_stats_period: 1000000
================ End RubySystem Configuration Print ================
Real time: May/05/2009 07:44:03
Profiler Stats
--------------
Elapsed_time_in_seconds: 600
Elapsed_time_in_minutes: 10
Elapsed_time_in_hours: 0.166667
Elapsed_time_in_days: 0.00694444
Virtual_time_in_seconds: 600.33
Virtual_time_in_minutes: 10.0055
Virtual_time_in_hours: 0.166758
Virtual_time_in_days: 0.166758
Ruby_current_time: 4446777
Ruby_start_time: 1
Ruby_cycles: 4446776
mbytes_resident: 168.625
mbytes_total: 457.891
resident_ratio: 0.368273
Total_misses: 721271
total_misses: 721271 [ 90191 90177 90170 90159 90144 90184 90135 90111 ]
user_misses: 721271 [ 90191 90177 90170 90159 90144 90184 90135 90111 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]
instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 4.44678e+06 [ 4.44678e+06 4.44678e+06 4.44678e+06 4.44678e+06 4.44678e+06 4.44678e+06 4.44678e+06 4.44678e+06 ]
misses_per_thousand_instructions: 9.01589e+07 [ 9.0191e+07 9.0177e+07 9.017e+07 9.0159e+07 9.0144e+07 9.0184e+07 9.0135e+07 9.0111e+07 ]
transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
L1D_cache cache stats:
L1D_cache_total_misses: 745688
L1D_cache_total_demand_misses: 745688
L1D_cache_total_prefetches: 0
L1D_cache_total_sw_prefetches: 0
L1D_cache_total_hw_prefetches: 0
L1D_cache_misses_per_transaction: 745688
L1D_cache_misses_per_instruction: 745688
L1D_cache_instructions_per_misses: 1.34104e-06
L1D_cache_request_type_LD: 65.1516%
L1D_cache_request_type_ST: 34.8484%
L1D_cache_access_mode_type_UserMode: 745688 100%
L1D_cache_request_size: [binsize: log2 max: 1 count: 745688 average: 1 | standard deviation: 0 | 0 745688 ]
L1I_cache cache stats:
L1I_cache_total_misses: 0
L1I_cache_total_demand_misses: 0
L1I_cache_total_prefetches: 0
L1I_cache_total_sw_prefetches: 0
L1I_cache_total_hw_prefetches: 0
L1I_cache_misses_per_transaction: 0
L1I_cache_misses_per_instruction: 0
L1I_cache_instructions_per_misses: NaN
L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2_cache cache stats:
L2_cache_total_misses: 721271
L2_cache_total_demand_misses: 721271
L2_cache_total_prefetches: 0
L2_cache_total_sw_prefetches: 0
L2_cache_total_hw_prefetches: 0
L2_cache_misses_per_transaction: 721271
L2_cache_misses_per_instruction: 721271
L2_cache_instructions_per_misses: 1.38644e-06
L2_cache_request_type_LD: 63.9719%
L2_cache_request_type_ST: 36.0281%
L2_cache_access_mode_type_UserMode: 721271 100%
L2_cache_request_size: [binsize: log2 max: 1 count: 721271 average: 1 | standard deviation: 0 | 0 721271 ]
Busy Controller Counts:
L1Cache-0:0 L1Cache-1:0 L1Cache-2:0 L1Cache-3:0 L1Cache-4:0 L1Cache-5:0 L1Cache-6:0 L1Cache-7:0
Directory-0:0 Directory-1:0 Directory-2:0 Directory-3:0 Directory-4:0 Directory-5:0 Directory-6:0 Directory-7:0
Busy Bank Count:0
L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 1 max: 15 count: 721271 average: 2.03629 | standard deviation: 2.34771 | 143227 223076 166564 88859 41156 18332 8540 4969 3538 3168 3367 3419 3399 3457 3198 3002 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 1 max: 16 count: 745688 average: 3.10967 | standard deviation: 2.34747 | 0 135014 224824 178310 98438 46220 20718 9529 5314 3675 3215 3360 3521 3368 3500 3258 3424 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 1116 count: 745669 average: 106.682 | standard deviation: 99.0818 | 24417 622 615 521 35683 54628 61710 64752 61426 56993 50743 43645 37419 32707 28113 24160 20402 17446 15135 13054 11166 9337 8153 7202 6087 5203 4349 3878 3227 2804 2344 2092 1784 1513 1405 1207 1044 926 815 785 646 657 585 540 532 530 552 516 525 517 552 512 548 540 592 609 634 610 628 609 600 596 622 617 575 568 506 532 504 535 484 441 430 386 424 360 346 330 303 267 268 265 243 208 204 186 194 183 190 188 161 169 164 165 153 148 142 133 136 123 117 101 109 110 96 102 94 82 115 83 80 67 72 56 43 50 40 32 28 26 27 20 15 15 11 11 8 10 12 7 4 6 9 3 4 2 3 2 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 8 max: 1116 count: 485819 average: 105.451 | standard deviation: 99.9404 | 24417 0 0 0 22626 34580 39558 41559 39317 36732 32549 27946 23929 21013 18042 15529 13125 11165 9814 8327 7126 6019 5331 4661 3925 3326 2749 2527 2019 1814 1505 1387 1182 973 911 794 687 625 536 526 404 426 376 345 350 349 371 328 352 345 353 330 353 341 365 373 403 402 406 367 392 370 393 397 366 372 322 330 327 364 310 288 280 251 285 249 233 209 206 172 189 178 161 142 134 117 126 110 124 129 101 113 109 109 99 97 84 90 82 76 72 71 78 70 69 70 73 53 82 57 56 45 47 39 27 29 27 24 23 20 17 12 7 10 8 7 6 8 10 4 3 3 6 1 3 1 2 2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_ST: [binsize: 8 max: 1112 count: 259850 average: 108.983 | standard deviation: 97.4146 | 0 622 615 521 13057 20048 22152 23193 22109 20261 18194 15699 13490 11694 10071 8631 7277 6281 5321 4727 4040 3318 2822 2541 2162 1877 1600 1351 1208 990 839 705 602 540 494 413 357 301 279 259 242 231 209 195 182 181 181 188 173 172 199 182 195 199 227 236 231 208 222 242 208 226 229 220 209 196 184 202 177 171 174 153 150 135 139 111 113 121 97 95 79 87 82 66 70 69 68 73 66 59 60 56 55 56 54 51 58 43 54 47 45 30 31 40 27 32 21 29 33 26 24 22 25 17 16 21 13 8 5 6 10 8 8 5 3 4 2 2 2 3 1 3 3 2 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 8 max: 1116 count: 745669 average: 106.682 | standard deviation: 99.0818 | 24417 622 615 521 35683 54628 61710 64752 61426 56993 50743 43645 37419 32707 28113 24160 20402 17446 15135 13054 11166 9337 8153 7202 6087 5203 4349 3878 3227 2804 2344 2092 1784 1513 1405 1207 1044 926 815 785 646 657 585 540 532 530 552 516 525 517 552 512 548 540 592 609 634 610 628 609 600 596 622 617 575 568 506 532 504 535 484 441 430 386 424 360 346 330 303 267 268 265 243 208 204 186 194 183 190 188 161 169 164 165 153 148 142 133 136 123 117 101 109 110 96 102 94 82 115 83 80 67 72 56 43 50 40 32 28 26 27 20 15 15 11 11 8 10 12 7 4 6 9 3 4 2 3 2 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
conflicting_histogram: [binsize: log2 max: 4446776 count: 721271 average: 2.2084e+06 | standard deviation: 2.55884e+06 | 0 0 0 1 2 6 10 24 46 86 63 240 490 927 1836 3670 6574 12027 21272 42384 84410 168738 337705 40760 ]
conflicting_histogram_percent: [binsize: log2 max: 4446776 count: 721271 average: 2.2084e+06 | standard deviation: 2.55884e+06 | 0 0 0 0.000138644 0.000277288 0.000831865 0.00138644 0.00332746 0.00637763 0.0119234 0.00873458 0.0332746 0.0679356 0.128523 0.254551 0.508824 0.911447 1.66747 2.94924 5.87629 11.703 23.3945 46.8208 5.65114 ]
Request vs. RubySystem State Profile
--------------------------------
I M GETS 163897 22.7234
I M GETX 87421 12.1204
I OS GETS 106703 14.7938
I OS GETX 57217 7.93282
I OSS GETS 174691 24.22
I OSS GETX 93632 12.9816
NP C GETS 2027 0.281032
NP C GETX 1045 0.144884
NP M GETS 4871 0.675337
NP M GETX 2611 0.362001
NP OS GETS 2755 0.381966
NP OS GETX 1417 0.196459
NP OSS GETS 3034 0.420647
NP OSS GETX 1534 0.212681
NP S GETS 1318 0.182733
NP S GETX 704 0.0976057
NP SS GETS 2114 0.293095
NP SS GETX 1146 0.158887
O OS GETX 11 0.00152509
O OSS GETX 4695 0.650936
S M GETX 9 0.0012478
S OS GETX 1 0.000138645
S OSS GETX 8239 1.14229
S S GETX 5 0.000693223
S SS GETX 172 0.0238469
filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Total_nonPF_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
virtual_network_0_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
virtual_network_2_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
virtual_network_3_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Resource Usage
--------------
page_size: 4096
user_time: 599
system_time: 1
page_reclaims: 43363
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 160
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue_in] stats - msgs:93207 full:0
MessageBuffer: [Chip 1 0, L1Cache, mandatoryQueue_in] stats - msgs:93229 full:0
MessageBuffer: [Chip 2 0, L1Cache, mandatoryQueue_in] stats - msgs:93192 full:0
MessageBuffer: [Chip 3 0, L1Cache, mandatoryQueue_in] stats - msgs:93200 full:0
MessageBuffer: [Chip 4 0, L1Cache, mandatoryQueue_in] stats - msgs:93207 full:0
MessageBuffer: [Chip 5 0, L1Cache, mandatoryQueue_in] stats - msgs:93210 full:0
MessageBuffer: [Chip 6 0, L1Cache, mandatoryQueue_in] stats - msgs:93209 full:0
MessageBuffer: [Chip 7 0, L1Cache, mandatoryQueue_in] stats - msgs:93234 full:0
Network Stats
-------------
switch_0_inlinks: 1
switch_0_outlinks: 1
links_utilized_percent_switch_0: 15.85
links_utilized_percent_switch_0_link_0: 15.85 bw: 10000 base_latency: 1
outgoing_messages_switch_0_link_0_Control: 90191 721528 [ 90191 0 0 0 ] base_latency: 1
outgoing_messages_switch_0_link_0_Data: 87870 6326640 [ 0 87870 0 0 ] base_latency: 1
switch_1_inlinks: 1
switch_1_outlinks: 1
links_utilized_percent_switch_1: 16.1391
links_utilized_percent_switch_1_link_0: 16.1391 bw: 10000 base_latency: 1
outgoing_messages_switch_1_link_0_Control: 90177 721416 [ 90177 0 0 0 ] base_latency: 1
outgoing_messages_switch_1_link_0_Data: 89657 6455304 [ 0 89657 0 0 ] base_latency: 1
switch_2_inlinks: 1
switch_2_outlinks: 1
links_utilized_percent_switch_2: 15.956
links_utilized_percent_switch_2_link_0: 15.956 bw: 10000 base_latency: 1
outgoing_messages_switch_2_link_0_Control: 90169 721352 [ 90169 0 0 0 ] base_latency: 1
outgoing_messages_switch_2_link_0_Data: 88527 6373944 [ 0 88527 0 0 ] base_latency: 1
switch_3_inlinks: 1
switch_3_outlinks: 1
links_utilized_percent_switch_3: 15.9235
links_utilized_percent_switch_3_link_0: 15.9235 bw: 10000 base_latency: 1
outgoing_messages_switch_3_link_0_Control: 90158 721264 [ 90158 0 0 0 ] base_latency: 1
outgoing_messages_switch_3_link_0_Data: 88327 6359544 [ 0 88327 0 0 ] base_latency: 1
switch_4_inlinks: 1
switch_4_outlinks: 1
links_utilized_percent_switch_4: 15.9062
links_utilized_percent_switch_4_link_0: 15.9062 bw: 10000 base_latency: 1
outgoing_messages_switch_4_link_0_Control: 90144 721152 [ 90144 0 0 0 ] base_latency: 1
outgoing_messages_switch_4_link_0_Data: 88222 6351984 [ 0 88222 0 0 ] base_latency: 1
switch_5_inlinks: 1
switch_5_outlinks: 1
links_utilized_percent_switch_5: 15.8852
links_utilized_percent_switch_5_link_0: 15.8852 bw: 10000 base_latency: 1
outgoing_messages_switch_5_link_0_Control: 90184 721472 [ 90184 0 0 0 ] base_latency: 1
outgoing_messages_switch_5_link_0_Data: 88088 6342336 [ 0 88088 0 0 ] base_latency: 1
switch_6_inlinks: 1
switch_6_outlinks: 1
links_utilized_percent_switch_6: 15.8419
links_utilized_percent_switch_6_link_0: 15.8419 bw: 10000 base_latency: 1
outgoing_messages_switch_6_link_0_Control: 90135 721080 [ 90135 0 0 0 ] base_latency: 1
outgoing_messages_switch_6_link_0_Data: 87826 6323472 [ 0 87826 0 0 ] base_latency: 1
switch_7_inlinks: 1
switch_7_outlinks: 1
links_utilized_percent_switch_7: 16.1135
links_utilized_percent_switch_7_link_0: 16.1135 bw: 10000 base_latency: 1
outgoing_messages_switch_7_link_0_Control: 90111 720888 [ 90111 0 0 0 ] base_latency: 1
outgoing_messages_switch_7_link_0_Data: 89506 6444432 [ 0 89506 0 0 ] base_latency: 1
switch_8_inlinks: 1
switch_8_outlinks: 1
links_utilized_percent_switch_8: 0.167582
links_utilized_percent_switch_8_link_0: 0.167582 bw: 10000 base_latency: 1
outgoing_messages_switch_8_link_0_Data: 1035 74520 [ 0 1035 0 0 ] base_latency: 1
switch_9_inlinks: 1
switch_9_outlinks: 1
links_utilized_percent_switch_9: 0.165477
links_utilized_percent_switch_9_link_0: 0.165477 bw: 10000 base_latency: 1
outgoing_messages_switch_9_link_0_Data: 1022 73584 [ 0 1022 0 0 ] base_latency: 1
switch_10_inlinks: 1
switch_10_outlinks: 1
links_utilized_percent_switch_10: 0.167258
links_utilized_percent_switch_10_link_0: 0.167258 bw: 10000 base_latency: 1
outgoing_messages_switch_10_link_0_Data: 1033 74376 [ 0 1033 0 0 ] base_latency: 1
switch_11_inlinks: 1
switch_11_outlinks: 1
links_utilized_percent_switch_11: 0.173735
links_utilized_percent_switch_11_link_0: 0.173735 bw: 10000 base_latency: 1
outgoing_messages_switch_11_link_0_Data: 1073 77256 [ 0 1073 0 0 ] base_latency: 1
switch_12_inlinks: 1
switch_12_outlinks: 1
links_utilized_percent_switch_12: 0.181507
links_utilized_percent_switch_12_link_0: 0.181507 bw: 10000 base_latency: 1
outgoing_messages_switch_12_link_0_Data: 1121 80712 [ 0 1121 0 0 ] base_latency: 1
switch_13_inlinks: 1
switch_13_outlinks: 1
links_utilized_percent_switch_13: 0.184097
links_utilized_percent_switch_13_link_0: 0.184097 bw: 10000 base_latency: 1
outgoing_messages_switch_13_link_0_Data: 1137 81864 [ 0 1137 0 0 ] base_latency: 1
switch_14_inlinks: 1
switch_14_outlinks: 1
links_utilized_percent_switch_14: 0.170011
links_utilized_percent_switch_14_link_0: 0.170011 bw: 10000 base_latency: 1
outgoing_messages_switch_14_link_0_Data: 1050 75600 [ 0 1050 0 0 ] base_latency: 1
switch_15_inlinks: 1
switch_15_outlinks: 1
links_utilized_percent_switch_15: 0.17163
links_utilized_percent_switch_15_link_0: 0.17163 bw: 10000 base_latency: 1
outgoing_messages_switch_15_link_0_Data: 1060 76320 [ 0 1060 0 0 ] base_latency: 1
switch_16_inlinks: 4
switch_16_outlinks: 1
links_utilized_percent_switch_16: 63.8683
links_utilized_percent_switch_16_link_0: 63.8683 bw: 10000 base_latency: 1
outgoing_messages_switch_16_link_0_Control: 360695 2885560 [ 360695 0 0 0 ] base_latency: 1
outgoing_messages_switch_16_link_0_Data: 354379 25515288 [ 0 354379 0 0 ] base_latency: 1
switch_17_inlinks: 4
switch_17_outlinks: 1
links_utilized_percent_switch_17: 63.7469
links_utilized_percent_switch_17_link_0: 63.7469 bw: 10000 base_latency: 1
outgoing_messages_switch_17_link_0_Control: 360574 2884592 [ 360574 0 0 0 ] base_latency: 1
outgoing_messages_switch_17_link_0_Data: 353642 25462224 [ 0 353642 0 0 ] base_latency: 1
switch_18_inlinks: 4
switch_18_outlinks: 1
links_utilized_percent_switch_18: 0.674052
links_utilized_percent_switch_18_link_0: 0.674052 bw: 10000 base_latency: 1
outgoing_messages_switch_18_link_0_Data: 4163 299736 [ 0 4163 0 0 ] base_latency: 1
switch_19_inlinks: 4
switch_19_outlinks: 1
links_utilized_percent_switch_19: 0.707245
links_utilized_percent_switch_19_link_0: 0.707245 bw: 10000 base_latency: 1
outgoing_messages_switch_19_link_0_Data: 4368 314496 [ 0 4368 0 0 ] base_latency: 1
switch_20_inlinks: 4
switch_20_outlinks: 4
links_utilized_percent_switch_20: 38.737
links_utilized_percent_switch_20_link_0: 71.0033 bw: 10000 base_latency: 1
links_utilized_percent_switch_20_link_1: 70.9688 bw: 10000 base_latency: 1
links_utilized_percent_switch_20_link_2: 6.48531 bw: 10000 base_latency: 1
links_utilized_percent_switch_20_link_3: 6.49072 bw: 10000 base_latency: 1
outgoing_messages_switch_20_link_0_Control: 721269 5770152 [ 721269 0 0 0 ] base_latency: 1
outgoing_messages_switch_20_link_0_Data: 358382 25803504 [ 0 358382 0 0 ] base_latency: 1
outgoing_messages_switch_20_link_1_Control: 721252 5770016 [ 721252 0 0 0 ] base_latency: 1
outgoing_messages_switch_20_link_1_Data: 358170 25788240 [ 0 358170 0 0 ] base_latency: 1
outgoing_messages_switch_20_link_2_Control: 360484 2883872 [ 360484 0 0 0 ] base_latency: 1
outgoing_messages_switch_20_link_3_Control: 360785 2886280 [ 360785 0 0 0 ] base_latency: 1
switch_21_inlinks: 1
switch_21_outlinks: 4
links_utilized_percent_switch_21: 27.4829
links_utilized_percent_switch_21_link_0: 27.4857 bw: 10000 base_latency: 1
links_utilized_percent_switch_21_link_1: 27.4791 bw: 10000 base_latency: 1
links_utilized_percent_switch_21_link_2: 27.4873 bw: 10000 base_latency: 1
links_utilized_percent_switch_21_link_3: 27.4793 bw: 10000 base_latency: 1
outgoing_messages_switch_21_link_0_Control: 721269 5770152 [ 721269 0 0 0 ] base_latency: 1
outgoing_messages_switch_21_link_0_Data: 89613 6452136 [ 0 89613 0 0 ] base_latency: 1
outgoing_messages_switch_21_link_1_Control: 721269 5770152 [ 721269 0 0 0 ] base_latency: 1
outgoing_messages_switch_21_link_1_Data: 89572 6449184 [ 0 89572 0 0 ] base_latency: 1
outgoing_messages_switch_21_link_2_Control: 721269 5770152 [ 721269 0 0 0 ] base_latency: 1
outgoing_messages_switch_21_link_2_Data: 89623 6452856 [ 0 89623 0 0 ] base_latency: 1
outgoing_messages_switch_21_link_3_Control: 721269 5770152 [ 721269 0 0 0 ] base_latency: 1
outgoing_messages_switch_21_link_3_Data: 89573 6449256 [ 0 89573 0 0 ] base_latency: 1
switch_22_inlinks: 1
switch_22_outlinks: 4
links_utilized_percent_switch_22: 27.474
links_utilized_percent_switch_22_link_0: 27.4713 bw: 10000 base_latency: 1
links_utilized_percent_switch_22_link_1: 27.4807 bw: 10000 base_latency: 1
links_utilized_percent_switch_22_link_2: 27.4725 bw: 10000 base_latency: 1
links_utilized_percent_switch_22_link_3: 27.4715 bw: 10000 base_latency: 1
outgoing_messages_switch_22_link_0_Control: 721252 5770016 [ 721252 0 0 0 ] base_latency: 1
outgoing_messages_switch_22_link_0_Data: 89526 6445872 [ 0 89526 0 0 ] base_latency: 1
outgoing_messages_switch_22_link_1_Control: 721252 5770016 [ 721252 0 0 0 ] base_latency: 1
outgoing_messages_switch_22_link_1_Data: 89584 6450048 [ 0 89584 0 0 ] base_latency: 1
outgoing_messages_switch_22_link_2_Control: 721252 5770016 [ 721252 0 0 0 ] base_latency: 1
outgoing_messages_switch_22_link_2_Data: 89533 6446376 [ 0 89533 0 0 ] base_latency: 1
outgoing_messages_switch_22_link_3_Control: 721252 5770016 [ 721252 0 0 0 ] base_latency: 1
outgoing_messages_switch_22_link_3_Data: 89527 6445944 [ 0 89527 0 0 ] base_latency: 1
switch_23_inlinks: 1
switch_23_outlinks: 4
links_utilized_percent_switch_23: 1.62133
links_utilized_percent_switch_23_link_0: 1.6212 bw: 10000 base_latency: 1
links_utilized_percent_switch_23_link_1: 1.62023 bw: 10000 base_latency: 1
links_utilized_percent_switch_23_link_2: 1.62027 bw: 10000 base_latency: 1
links_utilized_percent_switch_23_link_3: 1.62361 bw: 10000 base_latency: 1
outgoing_messages_switch_23_link_0_Control: 90114 720912 [ 90114 0 0 0 ] base_latency: 1
outgoing_messages_switch_23_link_1_Control: 90060 720480 [ 90060 0 0 0 ] base_latency: 1
outgoing_messages_switch_23_link_2_Control: 90062 720496 [ 90062 0 0 0 ] base_latency: 1
outgoing_messages_switch_23_link_3_Control: 90248 721984 [ 90248 0 0 0 ] base_latency: 1
switch_24_inlinks: 1
switch_24_outlinks: 4
links_utilized_percent_switch_24: 1.62268
links_utilized_percent_switch_24_link_0: 1.62295 bw: 10000 base_latency: 1
links_utilized_percent_switch_24_link_1: 1.62417 bw: 10000 base_latency: 1
links_utilized_percent_switch_24_link_2: 1.62052 bw: 10000 base_latency: 1
links_utilized_percent_switch_24_link_3: 1.62309 bw: 10000 base_latency: 1
outgoing_messages_switch_24_link_0_Control: 90211 721688 [ 90211 0 0 0 ] base_latency: 1
outgoing_messages_switch_24_link_1_Control: 90279 722232 [ 90279 0 0 0 ] base_latency: 1
outgoing_messages_switch_24_link_2_Control: 90076 720608 [ 90076 0 0 0 ] base_latency: 1
outgoing_messages_switch_24_link_3_Control: 90219 721752 [ 90219 0 0 0 ] base_latency: 1
Chip Stats
----------
--- L1Cache ---
- Event Counts -
Load 485828
Ifetch 0
Store 259860
L1_to_L2 737242
L2_to_L1D 720852
L2_to_L1I 0
L2_Replacement 0
Own_GETS 461405
Own_GET_INSTR 0
Own_GETX 259855
Own_PUTX 0
Other_GETS 3229843
Other_GET_INSTR 0
Other_GETX 1818981
Other_PUTX 0
Data 716551
- Transitions -
NP Load 16119
NP Ifetch 0 <--
NP Store 8457
NP Other_GETS 58716
NP Other_GET_INSTR 0 <--
NP Other_GETX 31715
NP Other_PUTX 0 <--
I Load 445292
I Ifetch 0 <--
I Store 238271
I L1_to_L2 409661
I L2_to_L1D 683358
I L2_to_L1I 0 <--
I L2_Replacement 0 <--
I Other_GETS 2030822
I Other_GET_INSTR 0 <--
I Other_GETX 1087031
I Other_PUTX 0 <--
S Load 15687
S Ifetch 0 <--
S Store 8426
S L1_to_L2 209306
S L2_to_L1D 24075
S L2_to_L1I 0 <--
S L2_Replacement 0 <--
S Other_GETS 682440
S Other_GET_INSTR 0 <--
S Other_GETX 447103
S Other_PUTX 0 <--
O Load 8725
O Ifetch 0 <--
O Store 4706
O L1_to_L2 89987
O L2_to_L1D 13414
O L2_to_L1I 0 <--
O L2_Replacement 0 <--
O Other_GETS 287176
O Other_GET_INSTR 0 <--
O Other_GETX 162038
O Other_PUTX 0 <--
M Load 5
M Ifetch 0 <--
M Store 0 <--
M L1_to_L2 28282
M L2_to_L1D 5
M L2_to_L1I 0 <--
M L2_Replacement 0 <--
M Other_GETS 168458
M Other_GET_INSTR 0 <--
M Other_GETX 89842
M Other_PUTX 0 <--
IS_AD Load 0 <--
IS_AD Ifetch 0 <--
IS_AD Store 0 <--
IS_AD L1_to_L2 0 <--
IS_AD L2_to_L1D 0 <--
IS_AD L2_to_L1I 0 <--
IS_AD L2_Replacement 0 <--
IS_AD Own_GETS 408918
IS_AD Own_GET_INSTR 0 <--
IS_AD Other_GETS 753
IS_AD Other_GET_INSTR 0 <--
IS_AD Other_GETX 445
IS_AD Other_PUTX 0 <--
IS_AD Data 52490
IM_AD Load 0 <--
IM_AD Ifetch 0 <--
IM_AD Store 0 <--
IM_AD L1_to_L2 0 <--
IM_AD L2_to_L1D 0 <--
IM_AD L2_to_L1I 0 <--
IM_AD L2_Replacement 0 <--
IM_AD Own_GETX 218774
IM_AD Other_GETS 401
IM_AD Other_GET_INSTR 0 <--
IM_AD Other_GETX 262
IM_AD Other_PUTX 0 <--
IM_AD Data 27960
SM_AD Load 0 <--
SM_AD Ifetch 0 <--
SM_AD Store 0 <--
SM_AD L1_to_L2 0 <--
SM_AD L2_to_L1D 0 <--
SM_AD L2_to_L1I 0 <--
SM_AD L2_Replacement 0 <--
SM_AD Own_GETX 7503
SM_AD Other_GETS 2
SM_AD Other_GET_INSTR 0 <--
SM_AD Other_GETX 9
SM_AD Other_PUTX 0 <--
SM_AD Data 914
OM_A Load 0 <--
OM_A Ifetch 0 <--
OM_A Store 0 <--
OM_A L1_to_L2 0 <--
OM_A L2_to_L1D 0 <--
OM_A L2_to_L1I 0 <--
OM_A L2_Replacement 0 <--
OM_A Own_GETX 4705
OM_A Other_GETS 4
OM_A Other_GET_INSTR 0 <--
OM_A Other_GETX 0 <--
OM_A Other_PUTX 0 <--
OM_A Data 0 <--
IS_A Load 0 <--
IS_A Ifetch 0 <--
IS_A Store 0 <--
IS_A L1_to_L2 0 <--
IS_A L2_to_L1D 0 <--
IS_A L2_to_L1I 0 <--
IS_A L2_Replacement 0 <--
IS_A Own_GETS 52487
IS_A Own_GET_INSTR 0 <--
IS_A Other_GETS 95
IS_A Other_GET_INSTR 0 <--
IS_A Other_GETX 14
IS_A Other_PUTX 0 <--
IM_A Load 0 <--
IM_A Ifetch 0 <--
IM_A Store 0 <--
IM_A L1_to_L2 0 <--
IM_A L2_to_L1D 0 <--
IM_A L2_to_L1I 0 <--
IM_A L2_Replacement 0 <--
IM_A Own_GETX 27959
IM_A Other_GETS 53
IM_A Other_GET_INSTR 0 <--
IM_A Other_GETX 12
IM_A Other_PUTX 0 <--
SM_A Load 0 <--
SM_A Ifetch 0 <--
SM_A Store 0 <--
SM_A L1_to_L2 0 <--
SM_A L2_to_L1D 0 <--
SM_A L2_to_L1I 0 <--
SM_A L2_Replacement 0 <--
SM_A Own_GETX 914
SM_A Other_GETS 2
SM_A Other_GET_INSTR 0 <--
SM_A Other_GETX 0 <--
SM_A Other_PUTX 0 <--
MI_A Load 0 <--
MI_A Ifetch 0 <--
MI_A Store 0 <--
MI_A L1_to_L2 0 <--
MI_A L2_to_L1D 0 <--
MI_A L2_to_L1I 0 <--
MI_A L2_Replacement 0 <--
MI_A Own_PUTX 0 <--
MI_A Other_GETS 0 <--
MI_A Other_GET_INSTR 0 <--
MI_A Other_GETX 0 <--
MI_A Other_PUTX 0 <--
OI_A Load 0 <--
OI_A Ifetch 0 <--
OI_A Store 0 <--
OI_A L1_to_L2 0 <--
OI_A L2_to_L1D 0 <--
OI_A L2_to_L1I 0 <--
OI_A L2_Replacement 0 <--
OI_A Own_PUTX 0 <--
OI_A Other_GETS 0 <--
OI_A Other_GET_INSTR 0 <--
OI_A Other_GETX 0 <--
OI_A Other_PUTX 0 <--
II_A Load 0 <--
II_A Ifetch 0 <--
II_A Store 0 <--
II_A L1_to_L2 0 <--
II_A L2_to_L1D 0 <--
II_A L2_to_L1I 0 <--
II_A L2_Replacement 0 <--
II_A Own_PUTX 0 <--
II_A Other_GETS 0 <--
II_A Other_GET_INSTR 0 <--
II_A Other_GETX 0 <--
II_A Other_PUTX 0 <--
IS_D Load 0 <--
IS_D Ifetch 0 <--
IS_D Store 0 <--
IS_D L1_to_L2 6
IS_D L2_to_L1D 0 <--
IS_D L2_to_L1I 0 <--
IS_D L2_Replacement 0 <--
IS_D Other_GETS 611
IS_D Other_GET_INSTR 0 <--
IS_D Other_GETX 314
IS_D Other_PUTX 0 <--
IS_D Data 408601
IS_D_I Load 0 <--
IS_D_I Ifetch 0 <--
IS_D_I Store 0 <--
IS_D_I L1_to_L2 0 <--
IS_D_I L2_to_L1D 0 <--
IS_D_I L2_to_L1I 0 <--
IS_D_I L2_Replacement 0 <--
IS_D_I Other_GETS 0 <--
IS_D_I Other_GET_INSTR 0 <--
IS_D_I Other_GETX 0 <--
IS_D_I Other_PUTX 0 <--
IS_D_I Data 314
IM_D Load 0 <--
IM_D Ifetch 0 <--
IM_D Store 0 <--
IM_D L1_to_L2 0 <--
IM_D L2_to_L1D 0 <--
IM_D L2_to_L1I 0 <--
IM_D L2_Replacement 0 <--
IM_D Other_GETS 302
IM_D Other_GET_INSTR 0 <--
IM_D Other_GETX 188
IM_D Other_PUTX 0 <--
IM_D Data 218279
IM_D_O Load 0 <--
IM_D_O Ifetch 0 <--
IM_D_O Store 0 <--
IM_D_O L1_to_L2 0 <--
IM_D_O L2_to_L1D 0 <--
IM_D_O L2_to_L1I 0 <--
IM_D_O L2_Replacement 0 <--
IM_D_O Other_GETS 0 <--
IM_D_O Other_GET_INSTR 0 <--
IM_D_O Other_GETX 0 <--
IM_D_O Other_PUTX 0 <--
IM_D_O Data 302
IM_D_I Load 0 <--
IM_D_I Ifetch 0 <--
IM_D_I Store 0 <--
IM_D_I L1_to_L2 0 <--
IM_D_I L2_to_L1D 0 <--
IM_D_I L2_to_L1I 0 <--
IM_D_I L2_Replacement 0 <--
IM_D_I Other_GETS 1
IM_D_I Other_GET_INSTR 0 <--
IM_D_I Other_GETX 0 <--
IM_D_I Other_PUTX 0 <--
IM_D_I Data 196
IM_D_OI Load 0 <--
IM_D_OI Ifetch 0 <--
IM_D_OI Store 0 <--
IM_D_OI L1_to_L2 0 <--
IM_D_OI L2_to_L1D 0 <--
IM_D_OI L2_to_L1I 0 <--
IM_D_OI L2_Replacement 0 <--
IM_D_OI Other_GETS 0 <--
IM_D_OI Other_GET_INSTR 0 <--
IM_D_OI Other_GETX 0 <--
IM_D_OI Other_PUTX 0 <--
IM_D_OI Data 0 <--
SM_D Load 0 <--
SM_D Ifetch 0 <--
SM_D Store 0 <--
SM_D L1_to_L2 0 <--
SM_D L2_to_L1D 0 <--
SM_D L2_to_L1I 0 <--
SM_D L2_Replacement 0 <--
SM_D Other_GETS 7
SM_D Other_GET_INSTR 0 <--
SM_D Other_GETX 8
SM_D Other_PUTX 0 <--
SM_D Data 7488
SM_D_O Load 0 <--
SM_D_O Ifetch 0 <--
SM_D_O Store 0 <--
SM_D_O L1_to_L2 0 <--
SM_D_O L2_to_L1D 0 <--
SM_D_O L2_to_L1I 0 <--
SM_D_O L2_Replacement 0 <--
SM_D_O Other_GETS 0 <--
SM_D_O Other_GET_INSTR 0 <--
SM_D_O Other_GETX 0 <--
SM_D_O Other_PUTX 0 <--
SM_D_O Data 7
--- Directory ---
- Event Counts -
OtherAddress 0
GETS 461410
GET_INSTR 0
GETX 259859
PUTX_Owner 0
PUTX_NotOwner 0
- Transitions -
C OtherAddress 0 <--
C GETS 2027
C GET_INSTR 0 <--
C GETX 1045
I GETS 0 <--
I GET_INSTR 0 <--
I GETX 0 <--
I PUTX_NotOwner 0 <--
S GETS 1318
S GET_INSTR 0 <--
S GETX 709
S PUTX_NotOwner 0 <--
SS GETS 2114
SS GET_INSTR 0 <--
SS GETX 1318
SS PUTX_NotOwner 0 <--
OS GETS 109458
OS GET_INSTR 0 <--
OS GETX 58646
OS PUTX_Owner 0 <--
OS PUTX_NotOwner 0 <--
OSS GETS 177725
OSS GET_INSTR 0 <--
OSS GETX 108100
OSS PUTX_Owner 0 <--
OSS PUTX_NotOwner 0 <--
M GETS 168768
M GET_INSTR 0 <--
M GETX 90041
M PUTX_Owner 0 <--
M PUTX_NotOwner 0 <--
|
