summaryrefslogtreecommitdiff
path: root/tests/quick/50.memtest/ref/alpha/linux/memtest-ruby/simout
blob: 444f67465bdb4c796e8352197727856c02c3b0d7 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
M5 Simulator System

Copyright (c) 2001-2008
The Regents of The University of Michigan
All Rights Reserved


M5 compiled Feb  6 2011 20:42:22
M5 revision b885adc82ab4+ 7924+ default tip qtip brad/regress_updates
M5 started Feb  6 2011 20:42:58
M5 executing on SC2B0617
command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/quick/50.memtest/alpha/linux/memtest-ruby -re tests/run.py build/ALPHA_SE/tests/fast/quick/50.memtest/alpha/linux/memtest-ruby
Global frequency set at 1000000000 ticks per second
info: Entering event queue @ 0.  Starting simulation...
Exiting @ tick 57251340 because maximum number of loads reached