summaryrefslogtreecommitdiff
path: root/tests/quick/50.memtest/ref/alpha/linux/memtest-ruby/simout
blob: 25d31cbd18c36c9b2a92889673b0084ee8eda9bc (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
M5 Simulator System

Copyright (c) 2001-2008
The Regents of The University of Michigan
All Rights Reserved


M5 compiled Mar 18 2010 15:34:55
M5 revision 6a6bb24e484f+ 7041+ default qtip tip brad/regress_updates
M5 started Mar 18 2010 15:35:01
M5 executing on cabr0210
command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/quick/50.memtest/alpha/linux/memtest-ruby -re tests/run.py build/ALPHA_SE/tests/fast/quick/50.memtest/alpha/linux/memtest-ruby
Global frequency set at 1000000000 ticks per second
info: Entering event queue @ 0.  Starting simulation...
Exiting @ tick 11048357 because maximum number of loads reached