summaryrefslogtreecommitdiff
path: root/tests/quick/50.memtest/ref/alpha/linux/memtest-ruby/stats.txt
blob: 977e6ebbe67b4fb1f2157ce1642c462c3187efc7 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34

---------- Begin Simulation Statistics ----------
host_mem_usage                                1501368                       # Number of bytes of host memory used
host_seconds                                   892.41                       # Real time elapsed on the host
host_tick_rate                                  35514                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.000032                       # Number of seconds simulated
sim_ticks                                    31693010                       # Number of ticks simulated
system.cpu0.num_copies                              0                       # number of copy accesses completed
system.cpu0.num_reads                           99568                       # number of read accesses completed
system.cpu0.num_writes                          53636                       # number of write accesses completed
system.cpu1.num_copies                              0                       # number of copy accesses completed
system.cpu1.num_reads                           99545                       # number of read accesses completed
system.cpu1.num_writes                          53439                       # number of write accesses completed
system.cpu2.num_copies                              0                       # number of copy accesses completed
system.cpu2.num_reads                           99287                       # number of read accesses completed
system.cpu2.num_writes                          53468                       # number of write accesses completed
system.cpu3.num_copies                              0                       # number of copy accesses completed
system.cpu3.num_reads                          100000                       # number of read accesses completed
system.cpu3.num_writes                          53560                       # number of write accesses completed
system.cpu4.num_copies                              0                       # number of copy accesses completed
system.cpu4.num_reads                           99582                       # number of read accesses completed
system.cpu4.num_writes                          53929                       # number of write accesses completed
system.cpu5.num_copies                              0                       # number of copy accesses completed
system.cpu5.num_reads                           99543                       # number of read accesses completed
system.cpu5.num_writes                          53703                       # number of write accesses completed
system.cpu6.num_copies                              0                       # number of copy accesses completed
system.cpu6.num_reads                           99253                       # number of read accesses completed
system.cpu6.num_writes                          53497                       # number of write accesses completed
system.cpu7.num_copies                              0                       # number of copy accesses completed
system.cpu7.num_reads                           99640                       # number of read accesses completed
system.cpu7.num_writes                          53676                       # number of write accesses completed

---------- End Simulation Statistics   ----------