summaryrefslogtreecommitdiff
path: root/tests/quick/50.memtest/ref/alpha/linux/memtest-ruby/stats.txt
blob: 83402b5fbe8fca39e70ee67b97ff13ef45b3e587 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34

---------- Begin Simulation Statistics ----------
host_mem_usage                                1414304                       # Number of bytes of host memory used
host_seconds                                   219.48                       # Real time elapsed on the host
host_tick_rate                                  20525                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.000005                       # Number of seconds simulated
sim_ticks                                     4504972                       # Number of ticks simulated
system.cpu0.num_copies                              0                       # number of copy accesses completed
system.cpu0.num_reads                          100000                       # number of read accesses completed
system.cpu0.num_writes                          54115                       # number of write accesses completed
system.cpu1.num_copies                              0                       # number of copy accesses completed
system.cpu1.num_reads                           92132                       # number of read accesses completed
system.cpu1.num_writes                          49991                       # number of write accesses completed
system.cpu2.num_copies                              0                       # number of copy accesses completed
system.cpu2.num_reads                           93521                       # number of read accesses completed
system.cpu2.num_writes                          50418                       # number of write accesses completed
system.cpu3.num_copies                              0                       # number of copy accesses completed
system.cpu3.num_reads                           89205                       # number of read accesses completed
system.cpu3.num_writes                          48106                       # number of write accesses completed
system.cpu4.num_copies                              0                       # number of copy accesses completed
system.cpu4.num_reads                           97961                       # number of read accesses completed
system.cpu4.num_writes                          52598                       # number of write accesses completed
system.cpu5.num_copies                              0                       # number of copy accesses completed
system.cpu5.num_reads                           92452                       # number of read accesses completed
system.cpu5.num_writes                          49744                       # number of write accesses completed
system.cpu6.num_copies                              0                       # number of copy accesses completed
system.cpu6.num_reads                           91570                       # number of read accesses completed
system.cpu6.num_writes                          49935                       # number of write accesses completed
system.cpu7.num_copies                              0                       # number of copy accesses completed
system.cpu7.num_reads                           96862                       # number of read accesses completed
system.cpu7.num_writes                          51935                       # number of write accesses completed

---------- End Simulation Statistics   ----------