summaryrefslogtreecommitdiff
path: root/tests/quick/50.memtest/ref/alpha/linux/memtest-ruby/stats.txt
blob: 9b0c24527647c49993d7a6e9aaf8360ff14513fa (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34

---------- Begin Simulation Statistics ----------
host_mem_usage                                2438776                       # Number of bytes of host memory used
host_seconds                                  3924.24                       # Real time elapsed on the host
host_tick_rate                                  15406                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.000060                       # Number of seconds simulated
sim_ticks                                    60455258                       # Number of ticks simulated
system.cpu0.num_copies                              0                       # number of copy accesses completed
system.cpu0.num_reads                           99982                       # number of read accesses completed
system.cpu0.num_writes                          53168                       # number of write accesses completed
system.cpu1.num_copies                              0                       # number of copy accesses completed
system.cpu1.num_reads                          100000                       # number of read accesses completed
system.cpu1.num_writes                          53657                       # number of write accesses completed
system.cpu2.num_copies                              0                       # number of copy accesses completed
system.cpu2.num_reads                           99758                       # number of read accesses completed
system.cpu2.num_writes                          53630                       # number of write accesses completed
system.cpu3.num_copies                              0                       # number of copy accesses completed
system.cpu3.num_reads                           99707                       # number of read accesses completed
system.cpu3.num_writes                          53628                       # number of write accesses completed
system.cpu4.num_copies                              0                       # number of copy accesses completed
system.cpu4.num_reads                           99425                       # number of read accesses completed
system.cpu4.num_writes                          53969                       # number of write accesses completed
system.cpu5.num_copies                              0                       # number of copy accesses completed
system.cpu5.num_reads                           99810                       # number of read accesses completed
system.cpu5.num_writes                          53444                       # number of write accesses completed
system.cpu6.num_copies                              0                       # number of copy accesses completed
system.cpu6.num_reads                           99532                       # number of read accesses completed
system.cpu6.num_writes                          53907                       # number of write accesses completed
system.cpu7.num_copies                              0                       # number of copy accesses completed
system.cpu7.num_reads                           99819                       # number of read accesses completed
system.cpu7.num_writes                          53668                       # number of write accesses completed

---------- End Simulation Statistics   ----------