blob: 19f13b80bcf2c752c48f9d99d12949c8f9e08ed6 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
|
---------- Begin Simulation Statistics ----------
host_mem_usage 368552 # Number of bytes of host memory used
host_seconds 153.46 # Real time elapsed on the host
host_tick_rate 1061945 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_seconds 0.000163 # Number of seconds simulated
sim_ticks 162969030 # Number of ticks simulated
system.cpu0.l1c.ReadReq_accesses 44649 # number of ReadReq accesses(hits+misses)
system.cpu0.l1c.ReadReq_avg_miss_latency 23666.382848 # average ReadReq miss latency
system.cpu0.l1c.ReadReq_avg_mshr_miss_latency 22664.543419 # average ReadReq mshr miss latency
system.cpu0.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu0.l1c.ReadReq_hits 7488 # number of ReadReq hits
system.cpu0.l1c.ReadReq_miss_latency 879466453 # number of ReadReq miss cycles
system.cpu0.l1c.ReadReq_miss_rate 0.832292 # miss rate for ReadReq accesses
system.cpu0.l1c.ReadReq_misses 37161 # number of ReadReq misses
system.cpu0.l1c.ReadReq_mshr_miss_latency 842237098 # number of ReadReq MSHR miss cycles
system.cpu0.l1c.ReadReq_mshr_miss_rate 0.832292 # mshr miss rate for ReadReq accesses
system.cpu0.l1c.ReadReq_mshr_misses 37161 # number of ReadReq MSHR misses
system.cpu0.l1c.ReadReq_mshr_uncacheable_latency 472367401 # number of ReadReq MSHR uncacheable cycles
system.cpu0.l1c.WriteReq_accesses 24088 # number of WriteReq accesses(hits+misses)
system.cpu0.l1c.WriteReq_avg_miss_latency 28277.359652 # average WriteReq miss latency
system.cpu0.l1c.WriteReq_avg_mshr_miss_latency 27275.445460 # average WriteReq mshr miss latency
system.cpu0.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu0.l1c.WriteReq_hits 885 # number of WriteReq hits
system.cpu0.l1c.WriteReq_miss_latency 656119576 # number of WriteReq miss cycles
system.cpu0.l1c.WriteReq_miss_rate 0.963260 # miss rate for WriteReq accesses
system.cpu0.l1c.WriteReq_misses 23203 # number of WriteReq misses
system.cpu0.l1c.WriteReq_mshr_miss_latency 632872161 # number of WriteReq MSHR miss cycles
system.cpu0.l1c.WriteReq_mshr_miss_rate 0.963260 # mshr miss rate for WriteReq accesses
system.cpu0.l1c.WriteReq_mshr_misses 23203 # number of WriteReq MSHR misses
system.cpu0.l1c.WriteReq_mshr_uncacheable_latency 285830278 # number of WriteReq MSHR uncacheable cycles
system.cpu0.l1c.avg_blocked_cycles_no_mshrs 2295.113017 # average number of cycles each access was blocked
system.cpu0.l1c.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu0.l1c.avg_refs 0.412189 # Average number of references to valid blocks.
system.cpu0.l1c.blocked_no_mshrs 69538 # number of cycles access was blocked
system.cpu0.l1c.blocked_no_targets 0 # number of cycles access was blocked
system.cpu0.l1c.blocked_cycles_no_mshrs 159597569 # number of cycles access was blocked
system.cpu0.l1c.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu0.l1c.cache_copies 0 # number of cache copies performed
system.cpu0.l1c.demand_accesses 68737 # number of demand (read+write) accesses
system.cpu0.l1c.demand_avg_miss_latency 25438.771934 # average overall miss latency
system.cpu0.l1c.demand_avg_mshr_miss_latency 24436.903767 # average overall mshr miss latency
system.cpu0.l1c.demand_hits 8373 # number of demand (read+write) hits
system.cpu0.l1c.demand_miss_latency 1535586029 # number of demand (read+write) miss cycles
system.cpu0.l1c.demand_miss_rate 0.878188 # miss rate for demand accesses
system.cpu0.l1c.demand_misses 60364 # number of demand (read+write) misses
system.cpu0.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu0.l1c.demand_mshr_miss_latency 1475109259 # number of demand (read+write) MSHR miss cycles
system.cpu0.l1c.demand_mshr_miss_rate 0.878188 # mshr miss rate for demand accesses
system.cpu0.l1c.demand_mshr_misses 60364 # number of demand (read+write) MSHR misses
system.cpu0.l1c.fast_writes 0 # number of fast writes performed
system.cpu0.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu0.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.l1c.overall_accesses 68737 # number of overall (read+write) accesses
system.cpu0.l1c.overall_avg_miss_latency 25438.771934 # average overall miss latency
system.cpu0.l1c.overall_avg_mshr_miss_latency 24436.903767 # average overall mshr miss latency
system.cpu0.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu0.l1c.overall_hits 8373 # number of overall hits
system.cpu0.l1c.overall_miss_latency 1535586029 # number of overall miss cycles
system.cpu0.l1c.overall_miss_rate 0.878188 # miss rate for overall accesses
system.cpu0.l1c.overall_misses 60364 # number of overall misses
system.cpu0.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu0.l1c.overall_mshr_miss_latency 1475109259 # number of overall MSHR miss cycles
system.cpu0.l1c.overall_mshr_miss_rate 0.878188 # mshr miss rate for overall accesses
system.cpu0.l1c.overall_mshr_misses 60364 # number of overall MSHR misses
system.cpu0.l1c.overall_mshr_uncacheable_latency 758197679 # number of overall MSHR uncacheable cycles
system.cpu0.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu0.l1c.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.cpu0.l1c.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
system.cpu0.l1c.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
system.cpu0.l1c.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.cpu0.l1c.prefetcher.num_hwpf_identified 0 # number of hwpf identified
system.cpu0.l1c.prefetcher.num_hwpf_issued 0 # number of hwpf issued
system.cpu0.l1c.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu0.l1c.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu0.l1c.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu0.l1c.replacements 27517 # number of replacements
system.cpu0.l1c.sampled_refs 27861 # Sample count of references to valid blocks.
system.cpu0.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu0.l1c.tagsinuse 345.121888 # Cycle average of tags in use
system.cpu0.l1c.total_refs 11484 # Total number of references to valid blocks.
system.cpu0.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu0.l1c.writebacks 10876 # number of writebacks
system.cpu0.num_copies 0 # number of copy accesses completed
system.cpu0.num_reads 99133 # number of read accesses completed
system.cpu0.num_writes 53626 # number of write accesses completed
system.cpu1.l1c.ReadReq_accesses 44934 # number of ReadReq accesses(hits+misses)
system.cpu1.l1c.ReadReq_avg_miss_latency 23743.367678 # average ReadReq miss latency
system.cpu1.l1c.ReadReq_avg_mshr_miss_latency 22741.526988 # average ReadReq mshr miss latency
system.cpu1.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu1.l1c.ReadReq_hits 7510 # number of ReadReq hits
system.cpu1.l1c.ReadReq_miss_latency 888571792 # number of ReadReq miss cycles
system.cpu1.l1c.ReadReq_miss_rate 0.832866 # miss rate for ReadReq accesses
system.cpu1.l1c.ReadReq_misses 37424 # number of ReadReq misses
system.cpu1.l1c.ReadReq_mshr_miss_latency 851078906 # number of ReadReq MSHR miss cycles
system.cpu1.l1c.ReadReq_mshr_miss_rate 0.832866 # mshr miss rate for ReadReq accesses
system.cpu1.l1c.ReadReq_mshr_misses 37424 # number of ReadReq MSHR misses
system.cpu1.l1c.ReadReq_mshr_uncacheable_latency 461314055 # number of ReadReq MSHR uncacheable cycles
system.cpu1.l1c.WriteReq_accesses 24224 # number of WriteReq accesses(hits+misses)
system.cpu1.l1c.WriteReq_avg_miss_latency 28268.157373 # average WriteReq miss latency
system.cpu1.l1c.WriteReq_avg_mshr_miss_latency 27266.371925 # average WriteReq mshr miss latency
system.cpu1.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu1.l1c.WriteReq_hits 929 # number of WriteReq hits
system.cpu1.l1c.WriteReq_miss_latency 658506726 # number of WriteReq miss cycles
system.cpu1.l1c.WriteReq_miss_rate 0.961650 # miss rate for WriteReq accesses
system.cpu1.l1c.WriteReq_misses 23295 # number of WriteReq misses
system.cpu1.l1c.WriteReq_mshr_miss_latency 635170134 # number of WriteReq MSHR miss cycles
system.cpu1.l1c.WriteReq_mshr_miss_rate 0.961650 # mshr miss rate for WriteReq accesses
system.cpu1.l1c.WriteReq_mshr_misses 23295 # number of WriteReq MSHR misses
system.cpu1.l1c.WriteReq_mshr_uncacheable_latency 280215693 # number of WriteReq MSHR uncacheable cycles
system.cpu1.l1c.avg_blocked_cycles_no_mshrs 2295.300422 # average number of cycles each access was blocked
system.cpu1.l1c.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu1.l1c.avg_refs 0.407660 # Average number of references to valid blocks.
system.cpu1.l1c.blocked_no_mshrs 69592 # number of cycles access was blocked
system.cpu1.l1c.blocked_no_targets 0 # number of cycles access was blocked
system.cpu1.l1c.blocked_cycles_no_mshrs 159734547 # number of cycles access was blocked
system.cpu1.l1c.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu1.l1c.cache_copies 0 # number of cache copies performed
system.cpu1.l1c.demand_accesses 69158 # number of demand (read+write) accesses
system.cpu1.l1c.demand_avg_miss_latency 25479.314844 # average overall miss latency
system.cpu1.l1c.demand_avg_mshr_miss_latency 24477.495347 # average overall mshr miss latency
system.cpu1.l1c.demand_hits 8439 # number of demand (read+write) hits
system.cpu1.l1c.demand_miss_latency 1547078518 # number of demand (read+write) miss cycles
system.cpu1.l1c.demand_miss_rate 0.877975 # miss rate for demand accesses
system.cpu1.l1c.demand_misses 60719 # number of demand (read+write) misses
system.cpu1.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu1.l1c.demand_mshr_miss_latency 1486249040 # number of demand (read+write) MSHR miss cycles
system.cpu1.l1c.demand_mshr_miss_rate 0.877975 # mshr miss rate for demand accesses
system.cpu1.l1c.demand_mshr_misses 60719 # number of demand (read+write) MSHR misses
system.cpu1.l1c.fast_writes 0 # number of fast writes performed
system.cpu1.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu1.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.l1c.overall_accesses 69158 # number of overall (read+write) accesses
system.cpu1.l1c.overall_avg_miss_latency 25479.314844 # average overall miss latency
system.cpu1.l1c.overall_avg_mshr_miss_latency 24477.495347 # average overall mshr miss latency
system.cpu1.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu1.l1c.overall_hits 8439 # number of overall hits
system.cpu1.l1c.overall_miss_latency 1547078518 # number of overall miss cycles
system.cpu1.l1c.overall_miss_rate 0.877975 # miss rate for overall accesses
system.cpu1.l1c.overall_misses 60719 # number of overall misses
system.cpu1.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu1.l1c.overall_mshr_miss_latency 1486249040 # number of overall MSHR miss cycles
system.cpu1.l1c.overall_mshr_miss_rate 0.877975 # mshr miss rate for overall accesses
system.cpu1.l1c.overall_mshr_misses 60719 # number of overall MSHR misses
system.cpu1.l1c.overall_mshr_uncacheable_latency 741529748 # number of overall MSHR uncacheable cycles
system.cpu1.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu1.l1c.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.cpu1.l1c.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
system.cpu1.l1c.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
system.cpu1.l1c.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.cpu1.l1c.prefetcher.num_hwpf_identified 0 # number of hwpf identified
system.cpu1.l1c.prefetcher.num_hwpf_issued 0 # number of hwpf issued
system.cpu1.l1c.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu1.l1c.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu1.l1c.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu1.l1c.replacements 27839 # number of replacements
system.cpu1.l1c.sampled_refs 28200 # Sample count of references to valid blocks.
system.cpu1.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu1.l1c.tagsinuse 344.387684 # Cycle average of tags in use
system.cpu1.l1c.total_refs 11496 # Total number of references to valid blocks.
system.cpu1.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu1.l1c.writebacks 10966 # number of writebacks
system.cpu1.num_copies 0 # number of copy accesses completed
system.cpu1.num_reads 99887 # number of read accesses completed
system.cpu1.num_writes 53581 # number of write accesses completed
system.cpu2.l1c.ReadReq_accesses 44676 # number of ReadReq accesses(hits+misses)
system.cpu2.l1c.ReadReq_avg_miss_latency 23702.165485 # average ReadReq miss latency
system.cpu2.l1c.ReadReq_avg_mshr_miss_latency 22700.326495 # average ReadReq mshr miss latency
system.cpu2.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu2.l1c.ReadReq_hits 7579 # number of ReadReq hits
system.cpu2.l1c.ReadReq_miss_latency 879279233 # number of ReadReq miss cycles
system.cpu2.l1c.ReadReq_miss_rate 0.830356 # miss rate for ReadReq accesses
system.cpu2.l1c.ReadReq_misses 37097 # number of ReadReq misses
system.cpu2.l1c.ReadReq_mshr_miss_latency 842114012 # number of ReadReq MSHR miss cycles
system.cpu2.l1c.ReadReq_mshr_miss_rate 0.830356 # mshr miss rate for ReadReq accesses
system.cpu2.l1c.ReadReq_mshr_misses 37097 # number of ReadReq MSHR misses
system.cpu2.l1c.ReadReq_mshr_uncacheable_latency 463945660 # number of ReadReq MSHR uncacheable cycles
system.cpu2.l1c.WriteReq_accesses 24311 # number of WriteReq accesses(hits+misses)
system.cpu2.l1c.WriteReq_avg_miss_latency 28427.205208 # average WriteReq miss latency
system.cpu2.l1c.WriteReq_avg_mshr_miss_latency 27425.376280 # average WriteReq mshr miss latency
system.cpu2.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu2.l1c.WriteReq_hits 964 # number of WriteReq hits
system.cpu2.l1c.WriteReq_miss_latency 663689960 # number of WriteReq miss cycles
system.cpu2.l1c.WriteReq_miss_rate 0.960347 # miss rate for WriteReq accesses
system.cpu2.l1c.WriteReq_misses 23347 # number of WriteReq misses
system.cpu2.l1c.WriteReq_mshr_miss_latency 640300260 # number of WriteReq MSHR miss cycles
system.cpu2.l1c.WriteReq_mshr_miss_rate 0.960347 # mshr miss rate for WriteReq accesses
system.cpu2.l1c.WriteReq_mshr_misses 23347 # number of WriteReq MSHR misses
system.cpu2.l1c.WriteReq_mshr_uncacheable_latency 293541767 # number of WriteReq MSHR uncacheable cycles
system.cpu2.l1c.avg_blocked_cycles_no_mshrs 2298.353100 # average number of cycles each access was blocked
system.cpu2.l1c.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu2.l1c.avg_refs 0.415183 # Average number of references to valid blocks.
system.cpu2.l1c.blocked_no_mshrs 69275 # number of cycles access was blocked
system.cpu2.l1c.blocked_no_targets 0 # number of cycles access was blocked
system.cpu2.l1c.blocked_cycles_no_mshrs 159218411 # number of cycles access was blocked
system.cpu2.l1c.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu2.l1c.cache_copies 0 # number of cache copies performed
system.cpu2.l1c.demand_accesses 68987 # number of demand (read+write) accesses
system.cpu2.l1c.demand_avg_miss_latency 25527.251555 # average overall miss latency
system.cpu2.l1c.demand_avg_mshr_miss_latency 24525.416452 # average overall mshr miss latency
system.cpu2.l1c.demand_hits 8543 # number of demand (read+write) hits
system.cpu2.l1c.demand_miss_latency 1542969193 # number of demand (read+write) miss cycles
system.cpu2.l1c.demand_miss_rate 0.876165 # miss rate for demand accesses
system.cpu2.l1c.demand_misses 60444 # number of demand (read+write) misses
system.cpu2.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu2.l1c.demand_mshr_miss_latency 1482414272 # number of demand (read+write) MSHR miss cycles
system.cpu2.l1c.demand_mshr_miss_rate 0.876165 # mshr miss rate for demand accesses
system.cpu2.l1c.demand_mshr_misses 60444 # number of demand (read+write) MSHR misses
system.cpu2.l1c.fast_writes 0 # number of fast writes performed
system.cpu2.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu2.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu2.l1c.overall_accesses 68987 # number of overall (read+write) accesses
system.cpu2.l1c.overall_avg_miss_latency 25527.251555 # average overall miss latency
system.cpu2.l1c.overall_avg_mshr_miss_latency 24525.416452 # average overall mshr miss latency
system.cpu2.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu2.l1c.overall_hits 8543 # number of overall hits
system.cpu2.l1c.overall_miss_latency 1542969193 # number of overall miss cycles
system.cpu2.l1c.overall_miss_rate 0.876165 # miss rate for overall accesses
system.cpu2.l1c.overall_misses 60444 # number of overall misses
system.cpu2.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu2.l1c.overall_mshr_miss_latency 1482414272 # number of overall MSHR miss cycles
system.cpu2.l1c.overall_mshr_miss_rate 0.876165 # mshr miss rate for overall accesses
system.cpu2.l1c.overall_mshr_misses 60444 # number of overall MSHR misses
system.cpu2.l1c.overall_mshr_uncacheable_latency 757487427 # number of overall MSHR uncacheable cycles
system.cpu2.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu2.l1c.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.cpu2.l1c.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
system.cpu2.l1c.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
system.cpu2.l1c.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.cpu2.l1c.prefetcher.num_hwpf_identified 0 # number of hwpf identified
system.cpu2.l1c.prefetcher.num_hwpf_issued 0 # number of hwpf issued
system.cpu2.l1c.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu2.l1c.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu2.l1c.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu2.l1c.replacements 27813 # number of replacements
system.cpu2.l1c.sampled_refs 28149 # Sample count of references to valid blocks.
system.cpu2.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu2.l1c.tagsinuse 346.292399 # Cycle average of tags in use
system.cpu2.l1c.total_refs 11687 # Total number of references to valid blocks.
system.cpu2.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu2.l1c.writebacks 11045 # number of writebacks
system.cpu2.num_copies 0 # number of copy accesses completed
system.cpu2.num_reads 99140 # number of read accesses completed
system.cpu2.num_writes 54118 # number of write accesses completed
system.cpu3.l1c.ReadReq_accesses 44967 # number of ReadReq accesses(hits+misses)
system.cpu3.l1c.ReadReq_avg_miss_latency 23556.282690 # average ReadReq miss latency
system.cpu3.l1c.ReadReq_avg_mshr_miss_latency 22554.335004 # average ReadReq mshr miss latency
system.cpu3.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu3.l1c.ReadReq_hits 7463 # number of ReadReq hits
system.cpu3.l1c.ReadReq_miss_latency 883454826 # number of ReadReq miss cycles
system.cpu3.l1c.ReadReq_miss_rate 0.834034 # miss rate for ReadReq accesses
system.cpu3.l1c.ReadReq_misses 37504 # number of ReadReq misses
system.cpu3.l1c.ReadReq_mshr_miss_latency 845877780 # number of ReadReq MSHR miss cycles
system.cpu3.l1c.ReadReq_mshr_miss_rate 0.834034 # mshr miss rate for ReadReq accesses
system.cpu3.l1c.ReadReq_mshr_misses 37504 # number of ReadReq MSHR misses
system.cpu3.l1c.ReadReq_mshr_uncacheable_latency 463016288 # number of ReadReq MSHR uncacheable cycles
system.cpu3.l1c.WriteReq_accesses 24252 # number of WriteReq accesses(hits+misses)
system.cpu3.l1c.WriteReq_avg_miss_latency 28359.679643 # average WriteReq miss latency
system.cpu3.l1c.WriteReq_avg_mshr_miss_latency 27357.936889 # average WriteReq mshr miss latency
system.cpu3.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu3.l1c.WriteReq_hits 928 # number of WriteReq hits
system.cpu3.l1c.WriteReq_miss_latency 661461168 # number of WriteReq miss cycles
system.cpu3.l1c.WriteReq_miss_rate 0.961735 # miss rate for WriteReq accesses
system.cpu3.l1c.WriteReq_misses 23324 # number of WriteReq misses
system.cpu3.l1c.WriteReq_mshr_miss_latency 638096520 # number of WriteReq MSHR miss cycles
system.cpu3.l1c.WriteReq_mshr_miss_rate 0.961735 # mshr miss rate for WriteReq accesses
system.cpu3.l1c.WriteReq_mshr_misses 23324 # number of WriteReq MSHR misses
system.cpu3.l1c.WriteReq_mshr_uncacheable_latency 286853981 # number of WriteReq MSHR uncacheable cycles
system.cpu3.l1c.avg_blocked_cycles_no_mshrs 2284.842199 # average number of cycles each access was blocked
system.cpu3.l1c.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu3.l1c.avg_refs 0.401096 # Average number of references to valid blocks.
system.cpu3.l1c.blocked_no_mshrs 69803 # number of cycles access was blocked
system.cpu3.l1c.blocked_no_targets 0 # number of cycles access was blocked
system.cpu3.l1c.blocked_cycles_no_mshrs 159488840 # number of cycles access was blocked
system.cpu3.l1c.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu3.l1c.cache_copies 0 # number of cache copies performed
system.cpu3.l1c.demand_accesses 69219 # number of demand (read+write) accesses
system.cpu3.l1c.demand_avg_miss_latency 25398.106037 # average overall miss latency
system.cpu3.l1c.demand_avg_mshr_miss_latency 24396.236930 # average overall mshr miss latency
system.cpu3.l1c.demand_hits 8391 # number of demand (read+write) hits
system.cpu3.l1c.demand_miss_latency 1544915994 # number of demand (read+write) miss cycles
system.cpu3.l1c.demand_miss_rate 0.878776 # miss rate for demand accesses
system.cpu3.l1c.demand_misses 60828 # number of demand (read+write) misses
system.cpu3.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu3.l1c.demand_mshr_miss_latency 1483974300 # number of demand (read+write) MSHR miss cycles
system.cpu3.l1c.demand_mshr_miss_rate 0.878776 # mshr miss rate for demand accesses
system.cpu3.l1c.demand_mshr_misses 60828 # number of demand (read+write) MSHR misses
system.cpu3.l1c.fast_writes 0 # number of fast writes performed
system.cpu3.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu3.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu3.l1c.overall_accesses 69219 # number of overall (read+write) accesses
system.cpu3.l1c.overall_avg_miss_latency 25398.106037 # average overall miss latency
system.cpu3.l1c.overall_avg_mshr_miss_latency 24396.236930 # average overall mshr miss latency
system.cpu3.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu3.l1c.overall_hits 8391 # number of overall hits
system.cpu3.l1c.overall_miss_latency 1544915994 # number of overall miss cycles
system.cpu3.l1c.overall_miss_rate 0.878776 # miss rate for overall accesses
system.cpu3.l1c.overall_misses 60828 # number of overall misses
system.cpu3.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu3.l1c.overall_mshr_miss_latency 1483974300 # number of overall MSHR miss cycles
system.cpu3.l1c.overall_mshr_miss_rate 0.878776 # mshr miss rate for overall accesses
system.cpu3.l1c.overall_mshr_misses 60828 # number of overall MSHR misses
system.cpu3.l1c.overall_mshr_uncacheable_latency 749870269 # number of overall MSHR uncacheable cycles
system.cpu3.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu3.l1c.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.cpu3.l1c.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
system.cpu3.l1c.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
system.cpu3.l1c.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.cpu3.l1c.prefetcher.num_hwpf_identified 0 # number of hwpf identified
system.cpu3.l1c.prefetcher.num_hwpf_issued 0 # number of hwpf issued
system.cpu3.l1c.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu3.l1c.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu3.l1c.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu3.l1c.replacements 28133 # number of replacements
system.cpu3.l1c.sampled_refs 28477 # Sample count of references to valid blocks.
system.cpu3.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu3.l1c.tagsinuse 347.262699 # Cycle average of tags in use
system.cpu3.l1c.total_refs 11422 # Total number of references to valid blocks.
system.cpu3.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu3.l1c.writebacks 11005 # number of writebacks
system.cpu3.num_copies 0 # number of copy accesses completed
system.cpu3.num_reads 99592 # number of read accesses completed
system.cpu3.num_writes 53713 # number of write accesses completed
system.cpu4.l1c.ReadReq_accesses 44752 # number of ReadReq accesses(hits+misses)
system.cpu4.l1c.ReadReq_avg_miss_latency 23804.358655 # average ReadReq miss latency
system.cpu4.l1c.ReadReq_avg_mshr_miss_latency 22802.626506 # average ReadReq mshr miss latency
system.cpu4.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu4.l1c.ReadReq_hits 7485 # number of ReadReq hits
system.cpu4.l1c.ReadReq_miss_latency 887117034 # number of ReadReq miss cycles
system.cpu4.l1c.ReadReq_miss_rate 0.832745 # miss rate for ReadReq accesses
system.cpu4.l1c.ReadReq_misses 37267 # number of ReadReq misses
system.cpu4.l1c.ReadReq_mshr_miss_latency 849785482 # number of ReadReq MSHR miss cycles
system.cpu4.l1c.ReadReq_mshr_miss_rate 0.832745 # mshr miss rate for ReadReq accesses
system.cpu4.l1c.ReadReq_mshr_misses 37267 # number of ReadReq MSHR misses
system.cpu4.l1c.ReadReq_mshr_uncacheable_latency 460944695 # number of ReadReq MSHR uncacheable cycles
system.cpu4.l1c.WriteReq_accesses 24051 # number of WriteReq accesses(hits+misses)
system.cpu4.l1c.WriteReq_avg_miss_latency 28478.181673 # average WriteReq miss latency
system.cpu4.l1c.WriteReq_avg_mshr_miss_latency 27476.224597 # average WriteReq mshr miss latency
system.cpu4.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu4.l1c.WriteReq_hits 894 # number of WriteReq hits
system.cpu4.l1c.WriteReq_miss_latency 659469253 # number of WriteReq miss cycles
system.cpu4.l1c.WriteReq_miss_rate 0.962829 # miss rate for WriteReq accesses
system.cpu4.l1c.WriteReq_misses 23157 # number of WriteReq misses
system.cpu4.l1c.WriteReq_mshr_miss_latency 636266933 # number of WriteReq MSHR miss cycles
system.cpu4.l1c.WriteReq_mshr_miss_rate 0.962829 # mshr miss rate for WriteReq accesses
system.cpu4.l1c.WriteReq_mshr_misses 23157 # number of WriteReq MSHR misses
system.cpu4.l1c.WriteReq_mshr_uncacheable_latency 290316641 # number of WriteReq MSHR uncacheable cycles
system.cpu4.l1c.avg_blocked_cycles_no_mshrs 2303.542545 # average number of cycles each access was blocked
system.cpu4.l1c.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu4.l1c.avg_refs 0.410509 # Average number of references to valid blocks.
system.cpu4.l1c.blocked_no_mshrs 69338 # number of cycles access was blocked
system.cpu4.l1c.blocked_no_targets 0 # number of cycles access was blocked
system.cpu4.l1c.blocked_cycles_no_mshrs 159723033 # number of cycles access was blocked
system.cpu4.l1c.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu4.l1c.cache_copies 0 # number of cache copies performed
system.cpu4.l1c.demand_accesses 68803 # number of demand (read+write) accesses
system.cpu4.l1c.demand_avg_miss_latency 25595.562806 # average overall miss latency
system.cpu4.l1c.demand_avg_mshr_miss_latency 24593.744456 # average overall mshr miss latency
system.cpu4.l1c.demand_hits 8379 # number of demand (read+write) hits
system.cpu4.l1c.demand_miss_latency 1546586287 # number of demand (read+write) miss cycles
system.cpu4.l1c.demand_miss_rate 0.878218 # miss rate for demand accesses
system.cpu4.l1c.demand_misses 60424 # number of demand (read+write) misses
system.cpu4.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu4.l1c.demand_mshr_miss_latency 1486052415 # number of demand (read+write) MSHR miss cycles
system.cpu4.l1c.demand_mshr_miss_rate 0.878218 # mshr miss rate for demand accesses
system.cpu4.l1c.demand_mshr_misses 60424 # number of demand (read+write) MSHR misses
system.cpu4.l1c.fast_writes 0 # number of fast writes performed
system.cpu4.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu4.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu4.l1c.overall_accesses 68803 # number of overall (read+write) accesses
system.cpu4.l1c.overall_avg_miss_latency 25595.562806 # average overall miss latency
system.cpu4.l1c.overall_avg_mshr_miss_latency 24593.744456 # average overall mshr miss latency
system.cpu4.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu4.l1c.overall_hits 8379 # number of overall hits
system.cpu4.l1c.overall_miss_latency 1546586287 # number of overall miss cycles
system.cpu4.l1c.overall_miss_rate 0.878218 # miss rate for overall accesses
system.cpu4.l1c.overall_misses 60424 # number of overall misses
system.cpu4.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu4.l1c.overall_mshr_miss_latency 1486052415 # number of overall MSHR miss cycles
system.cpu4.l1c.overall_mshr_miss_rate 0.878218 # mshr miss rate for overall accesses
system.cpu4.l1c.overall_mshr_misses 60424 # number of overall MSHR misses
system.cpu4.l1c.overall_mshr_uncacheable_latency 751261336 # number of overall MSHR uncacheable cycles
system.cpu4.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu4.l1c.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.cpu4.l1c.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
system.cpu4.l1c.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
system.cpu4.l1c.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.cpu4.l1c.prefetcher.num_hwpf_identified 0 # number of hwpf identified
system.cpu4.l1c.prefetcher.num_hwpf_issued 0 # number of hwpf issued
system.cpu4.l1c.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu4.l1c.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu4.l1c.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu4.l1c.replacements 27694 # number of replacements
system.cpu4.l1c.sampled_refs 28053 # Sample count of references to valid blocks.
system.cpu4.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu4.l1c.tagsinuse 346.576888 # Cycle average of tags in use
system.cpu4.l1c.total_refs 11516 # Total number of references to valid blocks.
system.cpu4.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu4.l1c.writebacks 10817 # number of writebacks
system.cpu4.num_copies 0 # number of copy accesses completed
system.cpu4.num_reads 98799 # number of read accesses completed
system.cpu4.num_writes 53431 # number of write accesses completed
system.cpu5.l1c.ReadReq_accesses 44885 # number of ReadReq accesses(hits+misses)
system.cpu5.l1c.ReadReq_avg_miss_latency 23518.665421 # average ReadReq miss latency
system.cpu5.l1c.ReadReq_avg_mshr_miss_latency 22516.852786 # average ReadReq mshr miss latency
system.cpu5.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu5.l1c.ReadReq_hits 7701 # number of ReadReq hits
system.cpu5.l1c.ReadReq_miss_latency 874518055 # number of ReadReq miss cycles
system.cpu5.l1c.ReadReq_miss_rate 0.828428 # miss rate for ReadReq accesses
system.cpu5.l1c.ReadReq_misses 37184 # number of ReadReq misses
system.cpu5.l1c.ReadReq_mshr_miss_latency 837266654 # number of ReadReq MSHR miss cycles
system.cpu5.l1c.ReadReq_mshr_miss_rate 0.828428 # mshr miss rate for ReadReq accesses
system.cpu5.l1c.ReadReq_mshr_misses 37184 # number of ReadReq MSHR misses
system.cpu5.l1c.ReadReq_mshr_uncacheable_latency 472519207 # number of ReadReq MSHR uncacheable cycles
system.cpu5.l1c.WriteReq_accesses 24343 # number of WriteReq accesses(hits+misses)
system.cpu5.l1c.WriteReq_avg_miss_latency 28185.897903 # average WriteReq miss latency
system.cpu5.l1c.WriteReq_avg_mshr_miss_latency 27184.111666 # average WriteReq mshr miss latency
system.cpu5.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu5.l1c.WriteReq_hits 934 # number of WriteReq hits
system.cpu5.l1c.WriteReq_miss_latency 659803684 # number of WriteReq miss cycles
system.cpu5.l1c.WriteReq_miss_rate 0.961632 # miss rate for WriteReq accesses
system.cpu5.l1c.WriteReq_misses 23409 # number of WriteReq misses
system.cpu5.l1c.WriteReq_mshr_miss_latency 636352870 # number of WriteReq MSHR miss cycles
system.cpu5.l1c.WriteReq_mshr_miss_rate 0.961632 # mshr miss rate for WriteReq accesses
system.cpu5.l1c.WriteReq_mshr_misses 23409 # number of WriteReq MSHR misses
system.cpu5.l1c.WriteReq_mshr_uncacheable_latency 285116672 # number of WriteReq MSHR uncacheable cycles
system.cpu5.l1c.avg_blocked_cycles_no_mshrs 2289.516557 # average number of cycles each access was blocked
system.cpu5.l1c.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu5.l1c.avg_refs 0.417638 # Average number of references to valid blocks.
system.cpu5.l1c.blocked_no_mshrs 69638 # number of cycles access was blocked
system.cpu5.l1c.blocked_no_targets 0 # number of cycles access was blocked
system.cpu5.l1c.blocked_cycles_no_mshrs 159437354 # number of cycles access was blocked
system.cpu5.l1c.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu5.l1c.cache_copies 0 # number of cache copies performed
system.cpu5.l1c.demand_accesses 69228 # number of demand (read+write) accesses
system.cpu5.l1c.demand_avg_miss_latency 25321.765534 # average overall miss latency
system.cpu5.l1c.demand_avg_mshr_miss_latency 24319.963098 # average overall mshr miss latency
system.cpu5.l1c.demand_hits 8635 # number of demand (read+write) hits
system.cpu5.l1c.demand_miss_latency 1534321739 # number of demand (read+write) miss cycles
system.cpu5.l1c.demand_miss_rate 0.875267 # miss rate for demand accesses
system.cpu5.l1c.demand_misses 60593 # number of demand (read+write) misses
system.cpu5.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu5.l1c.demand_mshr_miss_latency 1473619524 # number of demand (read+write) MSHR miss cycles
system.cpu5.l1c.demand_mshr_miss_rate 0.875267 # mshr miss rate for demand accesses
system.cpu5.l1c.demand_mshr_misses 60593 # number of demand (read+write) MSHR misses
system.cpu5.l1c.fast_writes 0 # number of fast writes performed
system.cpu5.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu5.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu5.l1c.overall_accesses 69228 # number of overall (read+write) accesses
system.cpu5.l1c.overall_avg_miss_latency 25321.765534 # average overall miss latency
system.cpu5.l1c.overall_avg_mshr_miss_latency 24319.963098 # average overall mshr miss latency
system.cpu5.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu5.l1c.overall_hits 8635 # number of overall hits
system.cpu5.l1c.overall_miss_latency 1534321739 # number of overall miss cycles
system.cpu5.l1c.overall_miss_rate 0.875267 # miss rate for overall accesses
system.cpu5.l1c.overall_misses 60593 # number of overall misses
system.cpu5.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu5.l1c.overall_mshr_miss_latency 1473619524 # number of overall MSHR miss cycles
system.cpu5.l1c.overall_mshr_miss_rate 0.875267 # mshr miss rate for overall accesses
system.cpu5.l1c.overall_mshr_misses 60593 # number of overall MSHR misses
system.cpu5.l1c.overall_mshr_uncacheable_latency 757635879 # number of overall MSHR uncacheable cycles
system.cpu5.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu5.l1c.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.cpu5.l1c.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
system.cpu5.l1c.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
system.cpu5.l1c.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.cpu5.l1c.prefetcher.num_hwpf_identified 0 # number of hwpf identified
system.cpu5.l1c.prefetcher.num_hwpf_issued 0 # number of hwpf issued
system.cpu5.l1c.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu5.l1c.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu5.l1c.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu5.l1c.replacements 27880 # number of replacements
system.cpu5.l1c.sampled_refs 28223 # Sample count of references to valid blocks.
system.cpu5.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu5.l1c.tagsinuse 348.223192 # Cycle average of tags in use
system.cpu5.l1c.total_refs 11787 # Total number of references to valid blocks.
system.cpu5.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu5.l1c.writebacks 11039 # number of writebacks
system.cpu5.num_copies 0 # number of copy accesses completed
system.cpu5.num_reads 100000 # number of read accesses completed
system.cpu5.num_writes 53951 # number of write accesses completed
system.cpu6.l1c.ReadReq_accesses 44452 # number of ReadReq accesses(hits+misses)
system.cpu6.l1c.ReadReq_avg_miss_latency 23599.078540 # average ReadReq miss latency
system.cpu6.l1c.ReadReq_avg_mshr_miss_latency 22597.239994 # average ReadReq mshr miss latency
system.cpu6.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu6.l1c.ReadReq_hits 7401 # number of ReadReq hits
system.cpu6.l1c.ReadReq_miss_latency 874369459 # number of ReadReq miss cycles
system.cpu6.l1c.ReadReq_miss_rate 0.833506 # miss rate for ReadReq accesses
system.cpu6.l1c.ReadReq_misses 37051 # number of ReadReq misses
system.cpu6.l1c.ReadReq_mshr_miss_latency 837250339 # number of ReadReq MSHR miss cycles
system.cpu6.l1c.ReadReq_mshr_miss_rate 0.833506 # mshr miss rate for ReadReq accesses
system.cpu6.l1c.ReadReq_mshr_misses 37051 # number of ReadReq MSHR misses
system.cpu6.l1c.ReadReq_mshr_uncacheable_latency 468398074 # number of ReadReq MSHR uncacheable cycles
system.cpu6.l1c.WriteReq_accesses 24180 # number of WriteReq accesses(hits+misses)
system.cpu6.l1c.WriteReq_avg_miss_latency 28689.725113 # average WriteReq miss latency
system.cpu6.l1c.WriteReq_avg_mshr_miss_latency 27687.897435 # average WriteReq mshr miss latency
system.cpu6.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu6.l1c.WriteReq_hits 985 # number of WriteReq hits
system.cpu6.l1c.WriteReq_miss_latency 665458174 # number of WriteReq miss cycles
system.cpu6.l1c.WriteReq_miss_rate 0.959264 # miss rate for WriteReq accesses
system.cpu6.l1c.WriteReq_misses 23195 # number of WriteReq misses
system.cpu6.l1c.WriteReq_mshr_miss_latency 642220781 # number of WriteReq MSHR miss cycles
system.cpu6.l1c.WriteReq_mshr_miss_rate 0.959264 # mshr miss rate for WriteReq accesses
system.cpu6.l1c.WriteReq_mshr_misses 23195 # number of WriteReq MSHR misses
system.cpu6.l1c.WriteReq_mshr_uncacheable_latency 283288804 # number of WriteReq MSHR uncacheable cycles
system.cpu6.l1c.avg_blocked_cycles_no_mshrs 2306.135407 # average number of cycles each access was blocked
system.cpu6.l1c.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu6.l1c.avg_refs 0.410866 # Average number of references to valid blocks.
system.cpu6.l1c.blocked_no_mshrs 69302 # number of cycles access was blocked
system.cpu6.l1c.blocked_no_targets 0 # number of cycles access was blocked
system.cpu6.l1c.blocked_cycles_no_mshrs 159819796 # number of cycles access was blocked
system.cpu6.l1c.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu6.l1c.cache_copies 0 # number of cache copies performed
system.cpu6.l1c.demand_accesses 68632 # number of demand (read+write) accesses
system.cpu6.l1c.demand_avg_miss_latency 25559.001975 # average overall miss latency
system.cpu6.l1c.demand_avg_mshr_miss_latency 24557.167613 # average overall mshr miss latency
system.cpu6.l1c.demand_hits 8386 # number of demand (read+write) hits
system.cpu6.l1c.demand_miss_latency 1539827633 # number of demand (read+write) miss cycles
system.cpu6.l1c.demand_miss_rate 0.877812 # miss rate for demand accesses
system.cpu6.l1c.demand_misses 60246 # number of demand (read+write) misses
system.cpu6.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu6.l1c.demand_mshr_miss_latency 1479471120 # number of demand (read+write) MSHR miss cycles
system.cpu6.l1c.demand_mshr_miss_rate 0.877812 # mshr miss rate for demand accesses
system.cpu6.l1c.demand_mshr_misses 60246 # number of demand (read+write) MSHR misses
system.cpu6.l1c.fast_writes 0 # number of fast writes performed
system.cpu6.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu6.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu6.l1c.overall_accesses 68632 # number of overall (read+write) accesses
system.cpu6.l1c.overall_avg_miss_latency 25559.001975 # average overall miss latency
system.cpu6.l1c.overall_avg_mshr_miss_latency 24557.167613 # average overall mshr miss latency
system.cpu6.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu6.l1c.overall_hits 8386 # number of overall hits
system.cpu6.l1c.overall_miss_latency 1539827633 # number of overall miss cycles
system.cpu6.l1c.overall_miss_rate 0.877812 # miss rate for overall accesses
system.cpu6.l1c.overall_misses 60246 # number of overall misses
system.cpu6.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu6.l1c.overall_mshr_miss_latency 1479471120 # number of overall MSHR miss cycles
system.cpu6.l1c.overall_mshr_miss_rate 0.877812 # mshr miss rate for overall accesses
system.cpu6.l1c.overall_mshr_misses 60246 # number of overall MSHR misses
system.cpu6.l1c.overall_mshr_uncacheable_latency 751686878 # number of overall MSHR uncacheable cycles
system.cpu6.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu6.l1c.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.cpu6.l1c.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
system.cpu6.l1c.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
system.cpu6.l1c.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.cpu6.l1c.prefetcher.num_hwpf_identified 0 # number of hwpf identified
system.cpu6.l1c.prefetcher.num_hwpf_issued 0 # number of hwpf issued
system.cpu6.l1c.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu6.l1c.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu6.l1c.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu6.l1c.replacements 27468 # number of replacements
system.cpu6.l1c.sampled_refs 27829 # Sample count of references to valid blocks.
system.cpu6.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu6.l1c.tagsinuse 345.245640 # Cycle average of tags in use
system.cpu6.l1c.total_refs 11434 # Total number of references to valid blocks.
system.cpu6.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu6.l1c.writebacks 10779 # number of writebacks
system.cpu6.num_copies 0 # number of copy accesses completed
system.cpu6.num_reads 98631 # number of read accesses completed
system.cpu6.num_writes 53473 # number of write accesses completed
system.cpu7.l1c.ReadReq_accesses 45026 # number of ReadReq accesses(hits+misses)
system.cpu7.l1c.ReadReq_avg_miss_latency 23566.694007 # average ReadReq miss latency
system.cpu7.l1c.ReadReq_avg_mshr_miss_latency 22564.854082 # average ReadReq mshr miss latency
system.cpu7.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu7.l1c.ReadReq_hits 7731 # number of ReadReq hits
system.cpu7.l1c.ReadReq_miss_latency 878919853 # number of ReadReq miss cycles
system.cpu7.l1c.ReadReq_miss_rate 0.828299 # miss rate for ReadReq accesses
system.cpu7.l1c.ReadReq_misses 37295 # number of ReadReq misses
system.cpu7.l1c.ReadReq_mshr_miss_latency 841556233 # number of ReadReq MSHR miss cycles
system.cpu7.l1c.ReadReq_mshr_miss_rate 0.828299 # mshr miss rate for ReadReq accesses
system.cpu7.l1c.ReadReq_mshr_misses 37295 # number of ReadReq MSHR misses
system.cpu7.l1c.ReadReq_mshr_uncacheable_latency 464511482 # number of ReadReq MSHR uncacheable cycles
system.cpu7.l1c.WriteReq_accesses 24312 # number of WriteReq accesses(hits+misses)
system.cpu7.l1c.WriteReq_avg_miss_latency 28334.071468 # average WriteReq miss latency
system.cpu7.l1c.WriteReq_avg_mshr_miss_latency 27332.156470 # average WriteReq mshr miss latency
system.cpu7.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu7.l1c.WriteReq_hits 889 # number of WriteReq hits
system.cpu7.l1c.WriteReq_miss_latency 663668956 # number of WriteReq miss cycles
system.cpu7.l1c.WriteReq_miss_rate 0.963434 # miss rate for WriteReq accesses
system.cpu7.l1c.WriteReq_misses 23423 # number of WriteReq misses
system.cpu7.l1c.WriteReq_mshr_miss_latency 640201101 # number of WriteReq MSHR miss cycles
system.cpu7.l1c.WriteReq_mshr_miss_rate 0.963434 # mshr miss rate for WriteReq accesses
system.cpu7.l1c.WriteReq_mshr_misses 23423 # number of WriteReq MSHR misses
system.cpu7.l1c.WriteReq_mshr_uncacheable_latency 287294687 # number of WriteReq MSHR uncacheable cycles
system.cpu7.l1c.avg_blocked_cycles_no_mshrs 2290.551288 # average number of cycles each access was blocked
system.cpu7.l1c.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu7.l1c.avg_refs 0.413973 # Average number of references to valid blocks.
system.cpu7.l1c.blocked_no_mshrs 69548 # number of cycles access was blocked
system.cpu7.l1c.blocked_no_targets 0 # number of cycles access was blocked
system.cpu7.l1c.blocked_cycles_no_mshrs 159303261 # number of cycles access was blocked
system.cpu7.l1c.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu7.l1c.cache_copies 0 # number of cache copies performed
system.cpu7.l1c.demand_accesses 69338 # number of demand (read+write) accesses
system.cpu7.l1c.demand_avg_miss_latency 25405.790853 # average overall miss latency
system.cpu7.l1c.demand_avg_mshr_miss_latency 24403.921967 # average overall mshr miss latency
system.cpu7.l1c.demand_hits 8620 # number of demand (read+write) hits
system.cpu7.l1c.demand_miss_latency 1542588809 # number of demand (read+write) miss cycles
system.cpu7.l1c.demand_miss_rate 0.875681 # miss rate for demand accesses
system.cpu7.l1c.demand_misses 60718 # number of demand (read+write) misses
system.cpu7.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu7.l1c.demand_mshr_miss_latency 1481757334 # number of demand (read+write) MSHR miss cycles
system.cpu7.l1c.demand_mshr_miss_rate 0.875681 # mshr miss rate for demand accesses
system.cpu7.l1c.demand_mshr_misses 60718 # number of demand (read+write) MSHR misses
system.cpu7.l1c.fast_writes 0 # number of fast writes performed
system.cpu7.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu7.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu7.l1c.overall_accesses 69338 # number of overall (read+write) accesses
system.cpu7.l1c.overall_avg_miss_latency 25405.790853 # average overall miss latency
system.cpu7.l1c.overall_avg_mshr_miss_latency 24403.921967 # average overall mshr miss latency
system.cpu7.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu7.l1c.overall_hits 8620 # number of overall hits
system.cpu7.l1c.overall_miss_latency 1542588809 # number of overall miss cycles
system.cpu7.l1c.overall_miss_rate 0.875681 # miss rate for overall accesses
system.cpu7.l1c.overall_misses 60718 # number of overall misses
system.cpu7.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu7.l1c.overall_mshr_miss_latency 1481757334 # number of overall MSHR miss cycles
system.cpu7.l1c.overall_mshr_miss_rate 0.875681 # mshr miss rate for overall accesses
system.cpu7.l1c.overall_mshr_misses 60718 # number of overall MSHR misses
system.cpu7.l1c.overall_mshr_uncacheable_latency 751806169 # number of overall MSHR uncacheable cycles
system.cpu7.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu7.l1c.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.cpu7.l1c.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
system.cpu7.l1c.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
system.cpu7.l1c.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.cpu7.l1c.prefetcher.num_hwpf_identified 0 # number of hwpf identified
system.cpu7.l1c.prefetcher.num_hwpf_issued 0 # number of hwpf issued
system.cpu7.l1c.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu7.l1c.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu7.l1c.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu7.l1c.replacements 27895 # number of replacements
system.cpu7.l1c.sampled_refs 28241 # Sample count of references to valid blocks.
system.cpu7.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu7.l1c.tagsinuse 346.417041 # Cycle average of tags in use
system.cpu7.l1c.total_refs 11691 # Total number of references to valid blocks.
system.cpu7.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu7.l1c.writebacks 10935 # number of writebacks
system.cpu7.num_copies 0 # number of copy accesses completed
system.cpu7.num_reads 99923 # number of read accesses completed
system.cpu7.num_writes 53956 # number of write accesses completed
system.l2c.ReadExReq_accesses 74537 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_avg_miss_latency 20115.263386 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency 10011.845848 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_miss_latency 1499331387 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_misses 74537 # number of ReadExReq misses
system.l2c.ReadExReq_mshr_hits 461 # number of ReadExReq MSHR hits
system.l2c.ReadExReq_mshr_miss_latency 746252954 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_misses 74537 # number of ReadExReq MSHR misses
system.l2c.ReadReq_accesses 137370 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_avg_miss_latency 20204.368124 # average ReadReq miss latency
system.l2c.ReadReq_avg_mshr_miss_latency 10010.792670 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_hits 62417 # number of ReadReq hits
system.l2c.ReadReq_miss_latency 1514378004 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_rate 0.545629 # miss rate for ReadReq accesses
system.l2c.ReadReq_misses 74953 # number of ReadReq misses
system.l2c.ReadReq_mshr_hits 884 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_miss_latency 750338943 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_rate 0.545629 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_misses 74953 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_uncacheable_latency 791888060 # number of ReadReq MSHR uncacheable cycles
system.l2c.UpgradeReq_accesses 18325 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_avg_miss_latency 10129.887094 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency 10011.324093 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_miss_latency 185630181 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_rate 1 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_misses 18325 # number of UpgradeReq misses
system.l2c.UpgradeReq_mshr_hits 24 # number of UpgradeReq MSHR hits
system.l2c.UpgradeReq_mshr_miss_latency 183457514 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_rate 1 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_misses 18325 # number of UpgradeReq MSHR misses
system.l2c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_mshr_uncacheable_latency 429360910 # number of WriteReq MSHR uncacheable cycles
system.l2c.Writeback_accesses 86629 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_miss_rate 1 # miss rate for Writeback accesses
system.l2c.Writeback_misses 86629 # number of Writeback misses
system.l2c.Writeback_mshr_miss_rate 1 # mshr miss rate for Writeback accesses
system.l2c.Writeback_mshr_misses 86629 # number of Writeback MSHR misses
system.l2c.avg_blocked_cycles_no_mshrs 2919.500000 # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.l2c.avg_refs 3.325063 # Average number of references to valid blocks.
system.l2c.blocked_no_mshrs 6 # number of cycles access was blocked
system.l2c.blocked_no_targets 0 # number of cycles access was blocked
system.l2c.blocked_cycles_no_mshrs 17517 # number of cycles access was blocked
system.l2c.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.demand_accesses 211907 # number of demand (read+write) accesses
system.l2c.demand_avg_miss_latency 20159.939735 # average overall miss latency
system.l2c.demand_avg_mshr_miss_latency 10011.317794 # average overall mshr miss latency
system.l2c.demand_hits 62417 # number of demand (read+write) hits
system.l2c.demand_miss_latency 3013709391 # number of demand (read+write) miss cycles
system.l2c.demand_miss_rate 0.705451 # miss rate for demand accesses
system.l2c.demand_misses 149490 # number of demand (read+write) misses
system.l2c.demand_mshr_hits 1345 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_miss_latency 1496591897 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_rate 0.705451 # mshr miss rate for demand accesses
system.l2c.demand_mshr_misses 149490 # number of demand (read+write) MSHR misses
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.mshr_cap_events 0 # number of times MSHR cap was activated
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.l2c.overall_accesses 211907 # number of overall (read+write) accesses
system.l2c.overall_avg_miss_latency 20159.939735 # average overall miss latency
system.l2c.overall_avg_mshr_miss_latency 10011.317794 # average overall mshr miss latency
system.l2c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.l2c.overall_hits 62417 # number of overall hits
system.l2c.overall_miss_latency 3013709391 # number of overall miss cycles
system.l2c.overall_miss_rate 0.705451 # miss rate for overall accesses
system.l2c.overall_misses 149490 # number of overall misses
system.l2c.overall_mshr_hits 1345 # number of overall MSHR hits
system.l2c.overall_mshr_miss_latency 1496591897 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_rate 0.705451 # mshr miss rate for overall accesses
system.l2c.overall_mshr_misses 149490 # number of overall MSHR misses
system.l2c.overall_mshr_uncacheable_latency 1221248970 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.l2c.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.l2c.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
system.l2c.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
system.l2c.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.l2c.prefetcher.num_hwpf_identified 0 # number of hwpf identified
system.l2c.prefetcher.num_hwpf_issued 0 # number of hwpf issued
system.l2c.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.l2c.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.l2c.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.l2c.replacements 30719 # number of replacements
system.l2c.sampled_refs 31154 # Sample count of references to valid blocks.
system.l2c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.l2c.tagsinuse 460.327226 # Cycle average of tags in use
system.l2c.total_refs 103589 # Total number of references to valid blocks.
system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.l2c.writebacks 0 # number of writebacks
---------- End Simulation Statistics ----------
|