blob: 01cfb7bb5b4d5a4eb9546bc0df72e713f6cb6de9 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
|
---------- Begin Simulation Statistics ----------
host_mem_usage 374920 # Number of bytes of host memory used
host_seconds 187.04 # Real time elapsed on the host
host_tick_rate 606647 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_seconds 0.000113 # Number of seconds simulated
sim_ticks 113467820 # Number of ticks simulated
system.cpu0.l1c.ReadReq_accesses 44697 # number of ReadReq accesses(hits+misses)
system.cpu0.l1c.ReadReq_avg_miss_latency 16813.519915 # average ReadReq miss latency
system.cpu0.l1c.ReadReq_avg_mshr_miss_latency 15809.702810 # average ReadReq mshr miss latency
system.cpu0.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu0.l1c.ReadReq_hits 7364 # number of ReadReq hits
system.cpu0.l1c.ReadReq_miss_latency 627699139 # number of ReadReq miss cycles
system.cpu0.l1c.ReadReq_miss_rate 0.835246 # miss rate for ReadReq accesses
system.cpu0.l1c.ReadReq_misses 37333 # number of ReadReq misses
system.cpu0.l1c.ReadReq_mshr_miss_latency 590223635 # number of ReadReq MSHR miss cycles
system.cpu0.l1c.ReadReq_mshr_miss_rate 0.835246 # mshr miss rate for ReadReq accesses
system.cpu0.l1c.ReadReq_mshr_misses 37333 # number of ReadReq MSHR misses
system.cpu0.l1c.ReadReq_mshr_uncacheable_latency 316695188 # number of ReadReq MSHR uncacheable cycles
system.cpu0.l1c.WriteReq_accesses 24294 # number of WriteReq accesses(hits+misses)
system.cpu0.l1c.WriteReq_avg_miss_latency 20338.524830 # average WriteReq miss latency
system.cpu0.l1c.WriteReq_avg_mshr_miss_latency 19334.650285 # average WriteReq mshr miss latency
system.cpu0.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu0.l1c.WriteReq_hits 955 # number of WriteReq hits
system.cpu0.l1c.WriteReq_miss_latency 474680831 # number of WriteReq miss cycles
system.cpu0.l1c.WriteReq_miss_rate 0.960690 # miss rate for WriteReq accesses
system.cpu0.l1c.WriteReq_misses 23339 # number of WriteReq misses
system.cpu0.l1c.WriteReq_mshr_miss_latency 451251403 # number of WriteReq MSHR miss cycles
system.cpu0.l1c.WriteReq_mshr_miss_rate 0.960690 # mshr miss rate for WriteReq accesses
system.cpu0.l1c.WriteReq_mshr_misses 23339 # number of WriteReq MSHR misses
system.cpu0.l1c.WriteReq_mshr_uncacheable_latency 201005657 # number of WriteReq MSHR uncacheable cycles
system.cpu0.l1c.avg_blocked_cycles_no_mshrs 1600.079607 # average number of cycles each access was blocked
system.cpu0.l1c.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu0.l1c.avg_refs 0.402132 # Average number of references to valid blocks.
system.cpu0.l1c.blocked_no_mshrs 70069 # number of cycles access was blocked
system.cpu0.l1c.blocked_no_targets 0 # number of cycles access was blocked
system.cpu0.l1c.blocked_cycles_no_mshrs 112115978 # number of cycles access was blocked
system.cpu0.l1c.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu0.l1c.cache_copies 0 # number of cache copies performed
system.cpu0.l1c.demand_accesses 68991 # number of demand (read+write) accesses
system.cpu0.l1c.demand_avg_miss_latency 18169.501088 # average overall miss latency
system.cpu0.l1c.demand_avg_mshr_miss_latency 17165.661887 # average overall mshr miss latency
system.cpu0.l1c.demand_hits 8319 # number of demand (read+write) hits
system.cpu0.l1c.demand_miss_latency 1102379970 # number of demand (read+write) miss cycles
system.cpu0.l1c.demand_miss_rate 0.879419 # miss rate for demand accesses
system.cpu0.l1c.demand_misses 60672 # number of demand (read+write) misses
system.cpu0.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu0.l1c.demand_mshr_miss_latency 1041475038 # number of demand (read+write) MSHR miss cycles
system.cpu0.l1c.demand_mshr_miss_rate 0.879419 # mshr miss rate for demand accesses
system.cpu0.l1c.demand_mshr_misses 60672 # number of demand (read+write) MSHR misses
system.cpu0.l1c.fast_writes 0 # number of fast writes performed
system.cpu0.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu0.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.l1c.overall_accesses 68991 # number of overall (read+write) accesses
system.cpu0.l1c.overall_avg_miss_latency 18169.501088 # average overall miss latency
system.cpu0.l1c.overall_avg_mshr_miss_latency 17165.661887 # average overall mshr miss latency
system.cpu0.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu0.l1c.overall_hits 8319 # number of overall hits
system.cpu0.l1c.overall_miss_latency 1102379970 # number of overall miss cycles
system.cpu0.l1c.overall_miss_rate 0.879419 # miss rate for overall accesses
system.cpu0.l1c.overall_misses 60672 # number of overall misses
system.cpu0.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu0.l1c.overall_mshr_miss_latency 1041475038 # number of overall MSHR miss cycles
system.cpu0.l1c.overall_mshr_miss_rate 0.879419 # mshr miss rate for overall accesses
system.cpu0.l1c.overall_mshr_misses 60672 # number of overall MSHR misses
system.cpu0.l1c.overall_mshr_uncacheable_latency 517700845 # number of overall MSHR uncacheable cycles
system.cpu0.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu0.l1c.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.cpu0.l1c.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
system.cpu0.l1c.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
system.cpu0.l1c.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.cpu0.l1c.prefetcher.num_hwpf_identified 0 # number of hwpf identified
system.cpu0.l1c.prefetcher.num_hwpf_issued 0 # number of hwpf issued
system.cpu0.l1c.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu0.l1c.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu0.l1c.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu0.l1c.replacements 27892 # number of replacements
system.cpu0.l1c.sampled_refs 28232 # Sample count of references to valid blocks.
system.cpu0.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu0.l1c.tagsinuse 346.353469 # Cycle average of tags in use
system.cpu0.l1c.total_refs 11353 # Total number of references to valid blocks.
system.cpu0.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu0.l1c.writebacks 11056 # number of writebacks
system.cpu0.num_copies 0 # number of copy accesses completed
system.cpu0.num_reads 99413 # number of read accesses completed
system.cpu0.num_writes 54273 # number of write accesses completed
system.cpu1.l1c.ReadReq_accesses 44637 # number of ReadReq accesses(hits+misses)
system.cpu1.l1c.ReadReq_avg_miss_latency 16885.597031 # average ReadReq miss latency
system.cpu1.l1c.ReadReq_avg_mshr_miss_latency 15881.726361 # average ReadReq mshr miss latency
system.cpu1.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu1.l1c.ReadReq_hits 7453 # number of ReadReq hits
system.cpu1.l1c.ReadReq_miss_latency 627874040 # number of ReadReq miss cycles
system.cpu1.l1c.ReadReq_miss_rate 0.833031 # miss rate for ReadReq accesses
system.cpu1.l1c.ReadReq_misses 37184 # number of ReadReq misses
system.cpu1.l1c.ReadReq_mshr_miss_latency 590546113 # number of ReadReq MSHR miss cycles
system.cpu1.l1c.ReadReq_mshr_miss_rate 0.833031 # mshr miss rate for ReadReq accesses
system.cpu1.l1c.ReadReq_mshr_misses 37184 # number of ReadReq MSHR misses
system.cpu1.l1c.ReadReq_mshr_uncacheable_latency 318748024 # number of ReadReq MSHR uncacheable cycles
system.cpu1.l1c.WriteReq_accesses 24256 # number of WriteReq accesses(hits+misses)
system.cpu1.l1c.WriteReq_avg_miss_latency 20197.502675 # average WriteReq miss latency
system.cpu1.l1c.WriteReq_avg_mshr_miss_latency 19193.799580 # average WriteReq mshr miss latency
system.cpu1.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu1.l1c.WriteReq_hits 895 # number of WriteReq hits
system.cpu1.l1c.WriteReq_miss_latency 471833860 # number of WriteReq miss cycles
system.cpu1.l1c.WriteReq_miss_rate 0.963102 # miss rate for WriteReq accesses
system.cpu1.l1c.WriteReq_misses 23361 # number of WriteReq misses
system.cpu1.l1c.WriteReq_mshr_miss_latency 448386352 # number of WriteReq MSHR miss cycles
system.cpu1.l1c.WriteReq_mshr_miss_rate 0.963102 # mshr miss rate for WriteReq accesses
system.cpu1.l1c.WriteReq_mshr_misses 23361 # number of WriteReq MSHR misses
system.cpu1.l1c.WriteReq_mshr_uncacheable_latency 199243328 # number of WriteReq MSHR uncacheable cycles
system.cpu1.l1c.avg_blocked_cycles_no_mshrs 1599.721775 # average number of cycles each access was blocked
system.cpu1.l1c.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu1.l1c.avg_refs 0.408930 # Average number of references to valid blocks.
system.cpu1.l1c.blocked_no_mshrs 69990 # number of cycles access was blocked
system.cpu1.l1c.blocked_no_targets 0 # number of cycles access was blocked
system.cpu1.l1c.blocked_cycles_no_mshrs 111964527 # number of cycles access was blocked
system.cpu1.l1c.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu1.l1c.cache_copies 0 # number of cache copies performed
system.cpu1.l1c.demand_accesses 68893 # number of demand (read+write) accesses
system.cpu1.l1c.demand_avg_miss_latency 18163.480056 # average overall miss latency
system.cpu1.l1c.demand_avg_mshr_miss_latency 17159.674044 # average overall mshr miss latency
system.cpu1.l1c.demand_hits 8348 # number of demand (read+write) hits
system.cpu1.l1c.demand_miss_latency 1099707900 # number of demand (read+write) miss cycles
system.cpu1.l1c.demand_miss_rate 0.878827 # miss rate for demand accesses
system.cpu1.l1c.demand_misses 60545 # number of demand (read+write) misses
system.cpu1.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu1.l1c.demand_mshr_miss_latency 1038932465 # number of demand (read+write) MSHR miss cycles
system.cpu1.l1c.demand_mshr_miss_rate 0.878827 # mshr miss rate for demand accesses
system.cpu1.l1c.demand_mshr_misses 60545 # number of demand (read+write) MSHR misses
system.cpu1.l1c.fast_writes 0 # number of fast writes performed
system.cpu1.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu1.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.l1c.overall_accesses 68893 # number of overall (read+write) accesses
system.cpu1.l1c.overall_avg_miss_latency 18163.480056 # average overall miss latency
system.cpu1.l1c.overall_avg_mshr_miss_latency 17159.674044 # average overall mshr miss latency
system.cpu1.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu1.l1c.overall_hits 8348 # number of overall hits
system.cpu1.l1c.overall_miss_latency 1099707900 # number of overall miss cycles
system.cpu1.l1c.overall_miss_rate 0.878827 # miss rate for overall accesses
system.cpu1.l1c.overall_misses 60545 # number of overall misses
system.cpu1.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu1.l1c.overall_mshr_miss_latency 1038932465 # number of overall MSHR miss cycles
system.cpu1.l1c.overall_mshr_miss_rate 0.878827 # mshr miss rate for overall accesses
system.cpu1.l1c.overall_mshr_misses 60545 # number of overall MSHR misses
system.cpu1.l1c.overall_mshr_uncacheable_latency 517991352 # number of overall MSHR uncacheable cycles
system.cpu1.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu1.l1c.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.cpu1.l1c.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
system.cpu1.l1c.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
system.cpu1.l1c.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.cpu1.l1c.prefetcher.num_hwpf_identified 0 # number of hwpf identified
system.cpu1.l1c.prefetcher.num_hwpf_issued 0 # number of hwpf issued
system.cpu1.l1c.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu1.l1c.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu1.l1c.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu1.l1c.replacements 27678 # number of replacements
system.cpu1.l1c.sampled_refs 28017 # Sample count of references to valid blocks.
system.cpu1.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu1.l1c.tagsinuse 343.577416 # Cycle average of tags in use
system.cpu1.l1c.total_refs 11457 # Total number of references to valid blocks.
system.cpu1.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu1.l1c.writebacks 10919 # number of writebacks
system.cpu1.num_copies 0 # number of copy accesses completed
system.cpu1.num_reads 99570 # number of read accesses completed
system.cpu1.num_writes 53662 # number of write accesses completed
system.cpu2.l1c.ReadReq_accesses 44913 # number of ReadReq accesses(hits+misses)
system.cpu2.l1c.ReadReq_avg_miss_latency 16880.348216 # average ReadReq miss latency
system.cpu2.l1c.ReadReq_avg_mshr_miss_latency 15876.450165 # average ReadReq mshr miss latency
system.cpu2.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu2.l1c.ReadReq_hits 7600 # number of ReadReq hits
system.cpu2.l1c.ReadReq_miss_latency 629856433 # number of ReadReq miss cycles
system.cpu2.l1c.ReadReq_miss_rate 0.830784 # miss rate for ReadReq accesses
system.cpu2.l1c.ReadReq_misses 37313 # number of ReadReq misses
system.cpu2.l1c.ReadReq_mshr_miss_latency 592397985 # number of ReadReq MSHR miss cycles
system.cpu2.l1c.ReadReq_mshr_miss_rate 0.830784 # mshr miss rate for ReadReq accesses
system.cpu2.l1c.ReadReq_mshr_misses 37313 # number of ReadReq MSHR misses
system.cpu2.l1c.ReadReq_mshr_uncacheable_latency 314233420 # number of ReadReq MSHR uncacheable cycles
system.cpu2.l1c.WriteReq_accesses 24350 # number of WriteReq accesses(hits+misses)
system.cpu2.l1c.WriteReq_avg_miss_latency 20273.649648 # average WriteReq miss latency
system.cpu2.l1c.WriteReq_avg_mshr_miss_latency 19269.817033 # average WriteReq mshr miss latency
system.cpu2.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu2.l1c.WriteReq_hits 925 # number of WriteReq hits
system.cpu2.l1c.WriteReq_miss_latency 474910243 # number of WriteReq miss cycles
system.cpu2.l1c.WriteReq_miss_rate 0.962012 # miss rate for WriteReq accesses
system.cpu2.l1c.WriteReq_misses 23425 # number of WriteReq misses
system.cpu2.l1c.WriteReq_mshr_miss_latency 451395464 # number of WriteReq MSHR miss cycles
system.cpu2.l1c.WriteReq_mshr_miss_rate 0.962012 # mshr miss rate for WriteReq accesses
system.cpu2.l1c.WriteReq_mshr_misses 23425 # number of WriteReq MSHR misses
system.cpu2.l1c.WriteReq_mshr_uncacheable_latency 201676231 # number of WriteReq MSHR uncacheable cycles
system.cpu2.l1c.avg_blocked_cycles_no_mshrs 1601.319797 # average number of cycles each access was blocked
system.cpu2.l1c.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu2.l1c.avg_refs 0.408037 # Average number of references to valid blocks.
system.cpu2.l1c.blocked_no_mshrs 70035 # number of cycles access was blocked
system.cpu2.l1c.blocked_no_targets 0 # number of cycles access was blocked
system.cpu2.l1c.blocked_cycles_no_mshrs 112148432 # number of cycles access was blocked
system.cpu2.l1c.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu2.l1c.cache_copies 0 # number of cache copies performed
system.cpu2.l1c.demand_accesses 69263 # number of demand (read+write) accesses
system.cpu2.l1c.demand_avg_miss_latency 18189.052587 # average overall miss latency
system.cpu2.l1c.demand_avg_mshr_miss_latency 17185.179772 # average overall mshr miss latency
system.cpu2.l1c.demand_hits 8525 # number of demand (read+write) hits
system.cpu2.l1c.demand_miss_latency 1104766676 # number of demand (read+write) miss cycles
system.cpu2.l1c.demand_miss_rate 0.876918 # miss rate for demand accesses
system.cpu2.l1c.demand_misses 60738 # number of demand (read+write) misses
system.cpu2.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu2.l1c.demand_mshr_miss_latency 1043793449 # number of demand (read+write) MSHR miss cycles
system.cpu2.l1c.demand_mshr_miss_rate 0.876918 # mshr miss rate for demand accesses
system.cpu2.l1c.demand_mshr_misses 60738 # number of demand (read+write) MSHR misses
system.cpu2.l1c.fast_writes 0 # number of fast writes performed
system.cpu2.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu2.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu2.l1c.overall_accesses 69263 # number of overall (read+write) accesses
system.cpu2.l1c.overall_avg_miss_latency 18189.052587 # average overall miss latency
system.cpu2.l1c.overall_avg_mshr_miss_latency 17185.179772 # average overall mshr miss latency
system.cpu2.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu2.l1c.overall_hits 8525 # number of overall hits
system.cpu2.l1c.overall_miss_latency 1104766676 # number of overall miss cycles
system.cpu2.l1c.overall_miss_rate 0.876918 # miss rate for overall accesses
system.cpu2.l1c.overall_misses 60738 # number of overall misses
system.cpu2.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu2.l1c.overall_mshr_miss_latency 1043793449 # number of overall MSHR miss cycles
system.cpu2.l1c.overall_mshr_miss_rate 0.876918 # mshr miss rate for overall accesses
system.cpu2.l1c.overall_mshr_misses 60738 # number of overall MSHR misses
system.cpu2.l1c.overall_mshr_uncacheable_latency 515909651 # number of overall MSHR uncacheable cycles
system.cpu2.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu2.l1c.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.cpu2.l1c.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
system.cpu2.l1c.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
system.cpu2.l1c.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.cpu2.l1c.prefetcher.num_hwpf_identified 0 # number of hwpf identified
system.cpu2.l1c.prefetcher.num_hwpf_issued 0 # number of hwpf issued
system.cpu2.l1c.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu2.l1c.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu2.l1c.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu2.l1c.replacements 27950 # number of replacements
system.cpu2.l1c.sampled_refs 28294 # Sample count of references to valid blocks.
system.cpu2.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu2.l1c.tagsinuse 344.355959 # Cycle average of tags in use
system.cpu2.l1c.total_refs 11545 # Total number of references to valid blocks.
system.cpu2.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu2.l1c.writebacks 10956 # number of writebacks
system.cpu2.num_copies 0 # number of copy accesses completed
system.cpu2.num_reads 99987 # number of read accesses completed
system.cpu2.num_writes 53946 # number of write accesses completed
system.cpu3.l1c.ReadReq_accesses 44879 # number of ReadReq accesses(hits+misses)
system.cpu3.l1c.ReadReq_avg_miss_latency 16871.980218 # average ReadReq miss latency
system.cpu3.l1c.ReadReq_avg_mshr_miss_latency 15868.081622 # average ReadReq mshr miss latency
system.cpu3.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu3.l1c.ReadReq_hits 7573 # number of ReadReq hits
system.cpu3.l1c.ReadReq_miss_latency 629426094 # number of ReadReq miss cycles
system.cpu3.l1c.ReadReq_miss_rate 0.831257 # miss rate for ReadReq accesses
system.cpu3.l1c.ReadReq_misses 37306 # number of ReadReq misses
system.cpu3.l1c.ReadReq_mshr_miss_latency 591974653 # number of ReadReq MSHR miss cycles
system.cpu3.l1c.ReadReq_mshr_miss_rate 0.831257 # mshr miss rate for ReadReq accesses
system.cpu3.l1c.ReadReq_mshr_misses 37306 # number of ReadReq MSHR misses
system.cpu3.l1c.ReadReq_mshr_uncacheable_latency 315451568 # number of ReadReq MSHR uncacheable cycles
system.cpu3.l1c.WriteReq_accesses 24230 # number of WriteReq accesses(hits+misses)
system.cpu3.l1c.WriteReq_avg_miss_latency 20326.119616 # average WriteReq miss latency
system.cpu3.l1c.WriteReq_avg_mshr_miss_latency 19322.374206 # average WriteReq mshr miss latency
system.cpu3.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu3.l1c.WriteReq_hits 922 # number of WriteReq hits
system.cpu3.l1c.WriteReq_miss_latency 473761196 # number of WriteReq miss cycles
system.cpu3.l1c.WriteReq_miss_rate 0.961948 # miss rate for WriteReq accesses
system.cpu3.l1c.WriteReq_misses 23308 # number of WriteReq misses
system.cpu3.l1c.WriteReq_mshr_miss_latency 450365898 # number of WriteReq MSHR miss cycles
system.cpu3.l1c.WriteReq_mshr_miss_rate 0.961948 # mshr miss rate for WriteReq accesses
system.cpu3.l1c.WriteReq_mshr_misses 23308 # number of WriteReq MSHR misses
system.cpu3.l1c.WriteReq_mshr_uncacheable_latency 202979355 # number of WriteReq MSHR uncacheable cycles
system.cpu3.l1c.avg_blocked_cycles_no_mshrs 1601.528078 # average number of cycles each access was blocked
system.cpu3.l1c.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu3.l1c.avg_refs 0.416658 # Average number of references to valid blocks.
system.cpu3.l1c.blocked_no_mshrs 69967 # number of cycles access was blocked
system.cpu3.l1c.blocked_no_targets 0 # number of cycles access was blocked
system.cpu3.l1c.blocked_cycles_no_mshrs 112054115 # number of cycles access was blocked
system.cpu3.l1c.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu3.l1c.cache_copies 0 # number of cache copies performed
system.cpu3.l1c.demand_accesses 69109 # number of demand (read+write) accesses
system.cpu3.l1c.demand_avg_miss_latency 18200.206058 # average overall miss latency
system.cpu3.l1c.demand_avg_mshr_miss_latency 17196.366368 # average overall mshr miss latency
system.cpu3.l1c.demand_hits 8495 # number of demand (read+write) hits
system.cpu3.l1c.demand_miss_latency 1103187290 # number of demand (read+write) miss cycles
system.cpu3.l1c.demand_miss_rate 0.877078 # miss rate for demand accesses
system.cpu3.l1c.demand_misses 60614 # number of demand (read+write) misses
system.cpu3.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu3.l1c.demand_mshr_miss_latency 1042340551 # number of demand (read+write) MSHR miss cycles
system.cpu3.l1c.demand_mshr_miss_rate 0.877078 # mshr miss rate for demand accesses
system.cpu3.l1c.demand_mshr_misses 60614 # number of demand (read+write) MSHR misses
system.cpu3.l1c.fast_writes 0 # number of fast writes performed
system.cpu3.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu3.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu3.l1c.overall_accesses 69109 # number of overall (read+write) accesses
system.cpu3.l1c.overall_avg_miss_latency 18200.206058 # average overall miss latency
system.cpu3.l1c.overall_avg_mshr_miss_latency 17196.366368 # average overall mshr miss latency
system.cpu3.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu3.l1c.overall_hits 8495 # number of overall hits
system.cpu3.l1c.overall_miss_latency 1103187290 # number of overall miss cycles
system.cpu3.l1c.overall_miss_rate 0.877078 # miss rate for overall accesses
system.cpu3.l1c.overall_misses 60614 # number of overall misses
system.cpu3.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu3.l1c.overall_mshr_miss_latency 1042340551 # number of overall MSHR miss cycles
system.cpu3.l1c.overall_mshr_miss_rate 0.877078 # mshr miss rate for overall accesses
system.cpu3.l1c.overall_mshr_misses 60614 # number of overall MSHR misses
system.cpu3.l1c.overall_mshr_uncacheable_latency 518430923 # number of overall MSHR uncacheable cycles
system.cpu3.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu3.l1c.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.cpu3.l1c.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
system.cpu3.l1c.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
system.cpu3.l1c.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.cpu3.l1c.prefetcher.num_hwpf_identified 0 # number of hwpf identified
system.cpu3.l1c.prefetcher.num_hwpf_issued 0 # number of hwpf issued
system.cpu3.l1c.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu3.l1c.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu3.l1c.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu3.l1c.replacements 27588 # number of replacements
system.cpu3.l1c.sampled_refs 27915 # Sample count of references to valid blocks.
system.cpu3.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu3.l1c.tagsinuse 346.019907 # Cycle average of tags in use
system.cpu3.l1c.total_refs 11631 # Total number of references to valid blocks.
system.cpu3.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu3.l1c.writebacks 10783 # number of writebacks
system.cpu3.num_copies 0 # number of copy accesses completed
system.cpu3.num_reads 99559 # number of read accesses completed
system.cpu3.num_writes 53870 # number of write accesses completed
system.cpu4.l1c.ReadReq_accesses 44804 # number of ReadReq accesses(hits+misses)
system.cpu4.l1c.ReadReq_avg_miss_latency 16848.729876 # average ReadReq miss latency
system.cpu4.l1c.ReadReq_avg_mshr_miss_latency 15844.831650 # average ReadReq mshr miss latency
system.cpu4.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu4.l1c.ReadReq_hits 7584 # number of ReadReq hits
system.cpu4.l1c.ReadReq_miss_latency 627109726 # number of ReadReq miss cycles
system.cpu4.l1c.ReadReq_miss_rate 0.830729 # miss rate for ReadReq accesses
system.cpu4.l1c.ReadReq_misses 37220 # number of ReadReq misses
system.cpu4.l1c.ReadReq_mshr_miss_latency 589744634 # number of ReadReq MSHR miss cycles
system.cpu4.l1c.ReadReq_mshr_miss_rate 0.830729 # mshr miss rate for ReadReq accesses
system.cpu4.l1c.ReadReq_mshr_misses 37220 # number of ReadReq MSHR misses
system.cpu4.l1c.ReadReq_mshr_uncacheable_latency 313232793 # number of ReadReq MSHR uncacheable cycles
system.cpu4.l1c.WriteReq_accesses 24193 # number of WriteReq accesses(hits+misses)
system.cpu4.l1c.WriteReq_avg_miss_latency 20495.832426 # average WriteReq miss latency
system.cpu4.l1c.WriteReq_avg_mshr_miss_latency 19492.129507 # average WriteReq mshr miss latency
system.cpu4.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu4.l1c.WriteReq_hits 866 # number of WriteReq hits
system.cpu4.l1c.WriteReq_miss_latency 478106283 # number of WriteReq miss cycles
system.cpu4.l1c.WriteReq_miss_rate 0.964205 # miss rate for WriteReq accesses
system.cpu4.l1c.WriteReq_misses 23327 # number of WriteReq misses
system.cpu4.l1c.WriteReq_mshr_miss_latency 454692905 # number of WriteReq MSHR miss cycles
system.cpu4.l1c.WriteReq_mshr_miss_rate 0.964205 # mshr miss rate for WriteReq accesses
system.cpu4.l1c.WriteReq_mshr_misses 23327 # number of WriteReq MSHR misses
system.cpu4.l1c.WriteReq_mshr_uncacheable_latency 192427965 # number of WriteReq MSHR uncacheable cycles
system.cpu4.l1c.avg_blocked_cycles_no_mshrs 1603.347065 # average number of cycles each access was blocked
system.cpu4.l1c.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu4.l1c.avg_refs 0.413043 # Average number of references to valid blocks.
system.cpu4.l1c.blocked_no_mshrs 69889 # number of cycles access was blocked
system.cpu4.l1c.blocked_no_targets 0 # number of cycles access was blocked
system.cpu4.l1c.blocked_cycles_no_mshrs 112056323 # number of cycles access was blocked
system.cpu4.l1c.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu4.l1c.cache_copies 0 # number of cache copies performed
system.cpu4.l1c.demand_accesses 68997 # number of demand (read+write) accesses
system.cpu4.l1c.demand_avg_miss_latency 18253.852528 # average overall miss latency
system.cpu4.l1c.demand_avg_mshr_miss_latency 17250.029547 # average overall mshr miss latency
system.cpu4.l1c.demand_hits 8450 # number of demand (read+write) hits
system.cpu4.l1c.demand_miss_latency 1105216009 # number of demand (read+write) miss cycles
system.cpu4.l1c.demand_miss_rate 0.877531 # miss rate for demand accesses
system.cpu4.l1c.demand_misses 60547 # number of demand (read+write) misses
system.cpu4.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu4.l1c.demand_mshr_miss_latency 1044437539 # number of demand (read+write) MSHR miss cycles
system.cpu4.l1c.demand_mshr_miss_rate 0.877531 # mshr miss rate for demand accesses
system.cpu4.l1c.demand_mshr_misses 60547 # number of demand (read+write) MSHR misses
system.cpu4.l1c.fast_writes 0 # number of fast writes performed
system.cpu4.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu4.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu4.l1c.overall_accesses 68997 # number of overall (read+write) accesses
system.cpu4.l1c.overall_avg_miss_latency 18253.852528 # average overall miss latency
system.cpu4.l1c.overall_avg_mshr_miss_latency 17250.029547 # average overall mshr miss latency
system.cpu4.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu4.l1c.overall_hits 8450 # number of overall hits
system.cpu4.l1c.overall_miss_latency 1105216009 # number of overall miss cycles
system.cpu4.l1c.overall_miss_rate 0.877531 # miss rate for overall accesses
system.cpu4.l1c.overall_misses 60547 # number of overall misses
system.cpu4.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu4.l1c.overall_mshr_miss_latency 1044437539 # number of overall MSHR miss cycles
system.cpu4.l1c.overall_mshr_miss_rate 0.877531 # mshr miss rate for overall accesses
system.cpu4.l1c.overall_mshr_misses 60547 # number of overall MSHR misses
system.cpu4.l1c.overall_mshr_uncacheable_latency 505660758 # number of overall MSHR uncacheable cycles
system.cpu4.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu4.l1c.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.cpu4.l1c.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
system.cpu4.l1c.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
system.cpu4.l1c.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.cpu4.l1c.prefetcher.num_hwpf_identified 0 # number of hwpf identified
system.cpu4.l1c.prefetcher.num_hwpf_issued 0 # number of hwpf issued
system.cpu4.l1c.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu4.l1c.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu4.l1c.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu4.l1c.replacements 27638 # number of replacements
system.cpu4.l1c.sampled_refs 27985 # Sample count of references to valid blocks.
system.cpu4.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu4.l1c.tagsinuse 346.668579 # Cycle average of tags in use
system.cpu4.l1c.total_refs 11559 # Total number of references to valid blocks.
system.cpu4.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu4.l1c.writebacks 10780 # number of writebacks
system.cpu4.num_copies 0 # number of copy accesses completed
system.cpu4.num_reads 99517 # number of read accesses completed
system.cpu4.num_writes 53554 # number of write accesses completed
system.cpu5.l1c.ReadReq_accesses 45330 # number of ReadReq accesses(hits+misses)
system.cpu5.l1c.ReadReq_avg_miss_latency 16742.272952 # average ReadReq miss latency
system.cpu5.l1c.ReadReq_avg_mshr_miss_latency 15738.453990 # average ReadReq mshr miss latency
system.cpu5.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu5.l1c.ReadReq_hits 7653 # number of ReadReq hits
system.cpu5.l1c.ReadReq_miss_latency 630798618 # number of ReadReq miss cycles
system.cpu5.l1c.ReadReq_miss_rate 0.831171 # miss rate for ReadReq accesses
system.cpu5.l1c.ReadReq_misses 37677 # number of ReadReq misses
system.cpu5.l1c.ReadReq_mshr_miss_latency 592977731 # number of ReadReq MSHR miss cycles
system.cpu5.l1c.ReadReq_mshr_miss_rate 0.831171 # mshr miss rate for ReadReq accesses
system.cpu5.l1c.ReadReq_mshr_misses 37677 # number of ReadReq MSHR misses
system.cpu5.l1c.ReadReq_mshr_uncacheable_latency 317163872 # number of ReadReq MSHR uncacheable cycles
system.cpu5.l1c.WriteReq_accesses 24208 # number of WriteReq accesses(hits+misses)
system.cpu5.l1c.WriteReq_avg_miss_latency 20252.552363 # average WriteReq miss latency
system.cpu5.l1c.WriteReq_avg_mshr_miss_latency 19248.677491 # average WriteReq mshr miss latency
system.cpu5.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu5.l1c.WriteReq_hits 928 # number of WriteReq hits
system.cpu5.l1c.WriteReq_miss_latency 471479419 # number of WriteReq miss cycles
system.cpu5.l1c.WriteReq_miss_rate 0.961666 # miss rate for WriteReq accesses
system.cpu5.l1c.WriteReq_misses 23280 # number of WriteReq misses
system.cpu5.l1c.WriteReq_mshr_miss_latency 448109212 # number of WriteReq MSHR miss cycles
system.cpu5.l1c.WriteReq_mshr_miss_rate 0.961666 # mshr miss rate for WriteReq accesses
system.cpu5.l1c.WriteReq_mshr_misses 23280 # number of WriteReq MSHR misses
system.cpu5.l1c.WriteReq_mshr_uncacheable_latency 202581548 # number of WriteReq MSHR uncacheable cycles
system.cpu5.l1c.avg_blocked_cycles_no_mshrs 1592.994331 # average number of cycles each access was blocked
system.cpu5.l1c.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu5.l1c.avg_refs 0.413221 # Average number of references to valid blocks.
system.cpu5.l1c.blocked_no_mshrs 70383 # number of cycles access was blocked
system.cpu5.l1c.blocked_no_targets 0 # number of cycles access was blocked
system.cpu5.l1c.blocked_cycles_no_mshrs 112119720 # number of cycles access was blocked
system.cpu5.l1c.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu5.l1c.cache_copies 0 # number of cache copies performed
system.cpu5.l1c.demand_accesses 69538 # number of demand (read+write) accesses
system.cpu5.l1c.demand_avg_miss_latency 18082.878701 # average overall miss latency
system.cpu5.l1c.demand_avg_mshr_miss_latency 17079.038388 # average overall mshr miss latency
system.cpu5.l1c.demand_hits 8581 # number of demand (read+write) hits
system.cpu5.l1c.demand_miss_latency 1102278037 # number of demand (read+write) miss cycles
system.cpu5.l1c.demand_miss_rate 0.876600 # miss rate for demand accesses
system.cpu5.l1c.demand_misses 60957 # number of demand (read+write) misses
system.cpu5.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu5.l1c.demand_mshr_miss_latency 1041086943 # number of demand (read+write) MSHR miss cycles
system.cpu5.l1c.demand_mshr_miss_rate 0.876600 # mshr miss rate for demand accesses
system.cpu5.l1c.demand_mshr_misses 60957 # number of demand (read+write) MSHR misses
system.cpu5.l1c.fast_writes 0 # number of fast writes performed
system.cpu5.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu5.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu5.l1c.overall_accesses 69538 # number of overall (read+write) accesses
system.cpu5.l1c.overall_avg_miss_latency 18082.878701 # average overall miss latency
system.cpu5.l1c.overall_avg_mshr_miss_latency 17079.038388 # average overall mshr miss latency
system.cpu5.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu5.l1c.overall_hits 8581 # number of overall hits
system.cpu5.l1c.overall_miss_latency 1102278037 # number of overall miss cycles
system.cpu5.l1c.overall_miss_rate 0.876600 # miss rate for overall accesses
system.cpu5.l1c.overall_misses 60957 # number of overall misses
system.cpu5.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu5.l1c.overall_mshr_miss_latency 1041086943 # number of overall MSHR miss cycles
system.cpu5.l1c.overall_mshr_miss_rate 0.876600 # mshr miss rate for overall accesses
system.cpu5.l1c.overall_mshr_misses 60957 # number of overall MSHR misses
system.cpu5.l1c.overall_mshr_uncacheable_latency 519745420 # number of overall MSHR uncacheable cycles
system.cpu5.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu5.l1c.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.cpu5.l1c.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
system.cpu5.l1c.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
system.cpu5.l1c.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.cpu5.l1c.prefetcher.num_hwpf_identified 0 # number of hwpf identified
system.cpu5.l1c.prefetcher.num_hwpf_issued 0 # number of hwpf issued
system.cpu5.l1c.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu5.l1c.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu5.l1c.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu5.l1c.replacements 28012 # number of replacements
system.cpu5.l1c.sampled_refs 28365 # Sample count of references to valid blocks.
system.cpu5.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu5.l1c.tagsinuse 347.429877 # Cycle average of tags in use
system.cpu5.l1c.total_refs 11721 # Total number of references to valid blocks.
system.cpu5.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu5.l1c.writebacks 10901 # number of writebacks
system.cpu5.num_copies 0 # number of copy accesses completed
system.cpu5.num_reads 100000 # number of read accesses completed
system.cpu5.num_writes 53842 # number of write accesses completed
system.cpu6.l1c.ReadReq_accesses 45124 # number of ReadReq accesses(hits+misses)
system.cpu6.l1c.ReadReq_avg_miss_latency 16852.177623 # average ReadReq miss latency
system.cpu6.l1c.ReadReq_avg_mshr_miss_latency 15848.333619 # average ReadReq mshr miss latency
system.cpu6.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu6.l1c.ReadReq_hits 7719 # number of ReadReq hits
system.cpu6.l1c.ReadReq_miss_latency 630355704 # number of ReadReq miss cycles
system.cpu6.l1c.ReadReq_miss_rate 0.828938 # miss rate for ReadReq accesses
system.cpu6.l1c.ReadReq_misses 37405 # number of ReadReq misses
system.cpu6.l1c.ReadReq_mshr_miss_latency 592806919 # number of ReadReq MSHR miss cycles
system.cpu6.l1c.ReadReq_mshr_miss_rate 0.828938 # mshr miss rate for ReadReq accesses
system.cpu6.l1c.ReadReq_mshr_misses 37405 # number of ReadReq MSHR misses
system.cpu6.l1c.ReadReq_mshr_uncacheable_latency 313955648 # number of ReadReq MSHR uncacheable cycles
system.cpu6.l1c.WriteReq_accesses 24360 # number of WriteReq accesses(hits+misses)
system.cpu6.l1c.WriteReq_avg_miss_latency 20279.291722 # average WriteReq miss latency
system.cpu6.l1c.WriteReq_avg_mshr_miss_latency 19275.372628 # average WriteReq mshr miss latency
system.cpu6.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu6.l1c.WriteReq_hits 913 # number of WriteReq hits
system.cpu6.l1c.WriteReq_miss_latency 475488553 # number of WriteReq miss cycles
system.cpu6.l1c.WriteReq_miss_rate 0.962521 # miss rate for WriteReq accesses
system.cpu6.l1c.WriteReq_misses 23447 # number of WriteReq misses
system.cpu6.l1c.WriteReq_mshr_miss_latency 451949662 # number of WriteReq MSHR miss cycles
system.cpu6.l1c.WriteReq_mshr_miss_rate 0.962521 # mshr miss rate for WriteReq accesses
system.cpu6.l1c.WriteReq_mshr_misses 23447 # number of WriteReq MSHR misses
system.cpu6.l1c.WriteReq_mshr_uncacheable_latency 198611435 # number of WriteReq MSHR uncacheable cycles
system.cpu6.l1c.avg_blocked_cycles_no_mshrs 1598.405866 # average number of cycles each access was blocked
system.cpu6.l1c.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu6.l1c.avg_refs 0.418615 # Average number of references to valid blocks.
system.cpu6.l1c.blocked_no_mshrs 70240 # number of cycles access was blocked
system.cpu6.l1c.blocked_no_targets 0 # number of cycles access was blocked
system.cpu6.l1c.blocked_cycles_no_mshrs 112272028 # number of cycles access was blocked
system.cpu6.l1c.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu6.l1c.cache_copies 0 # number of cache copies performed
system.cpu6.l1c.demand_accesses 69484 # number of demand (read+write) accesses
system.cpu6.l1c.demand_avg_miss_latency 18172.685483 # average overall miss latency
system.cpu6.l1c.demand_avg_mshr_miss_latency 17168.812545 # average overall mshr miss latency
system.cpu6.l1c.demand_hits 8632 # number of demand (read+write) hits
system.cpu6.l1c.demand_miss_latency 1105844257 # number of demand (read+write) miss cycles
system.cpu6.l1c.demand_miss_rate 0.875770 # miss rate for demand accesses
system.cpu6.l1c.demand_misses 60852 # number of demand (read+write) misses
system.cpu6.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu6.l1c.demand_mshr_miss_latency 1044756581 # number of demand (read+write) MSHR miss cycles
system.cpu6.l1c.demand_mshr_miss_rate 0.875770 # mshr miss rate for demand accesses
system.cpu6.l1c.demand_mshr_misses 60852 # number of demand (read+write) MSHR misses
system.cpu6.l1c.fast_writes 0 # number of fast writes performed
system.cpu6.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu6.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu6.l1c.overall_accesses 69484 # number of overall (read+write) accesses
system.cpu6.l1c.overall_avg_miss_latency 18172.685483 # average overall miss latency
system.cpu6.l1c.overall_avg_mshr_miss_latency 17168.812545 # average overall mshr miss latency
system.cpu6.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu6.l1c.overall_hits 8632 # number of overall hits
system.cpu6.l1c.overall_miss_latency 1105844257 # number of overall miss cycles
system.cpu6.l1c.overall_miss_rate 0.875770 # miss rate for overall accesses
system.cpu6.l1c.overall_misses 60852 # number of overall misses
system.cpu6.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu6.l1c.overall_mshr_miss_latency 1044756581 # number of overall MSHR miss cycles
system.cpu6.l1c.overall_mshr_miss_rate 0.875770 # mshr miss rate for overall accesses
system.cpu6.l1c.overall_mshr_misses 60852 # number of overall MSHR misses
system.cpu6.l1c.overall_mshr_uncacheable_latency 512567083 # number of overall MSHR uncacheable cycles
system.cpu6.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu6.l1c.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.cpu6.l1c.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
system.cpu6.l1c.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
system.cpu6.l1c.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.cpu6.l1c.prefetcher.num_hwpf_identified 0 # number of hwpf identified
system.cpu6.l1c.prefetcher.num_hwpf_issued 0 # number of hwpf issued
system.cpu6.l1c.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu6.l1c.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu6.l1c.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu6.l1c.replacements 27959 # number of replacements
system.cpu6.l1c.sampled_refs 28310 # Sample count of references to valid blocks.
system.cpu6.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu6.l1c.tagsinuse 344.892132 # Cycle average of tags in use
system.cpu6.l1c.total_refs 11851 # Total number of references to valid blocks.
system.cpu6.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu6.l1c.writebacks 11044 # number of writebacks
system.cpu6.num_copies 0 # number of copy accesses completed
system.cpu6.num_reads 99626 # number of read accesses completed
system.cpu6.num_writes 53905 # number of write accesses completed
system.cpu7.l1c.ReadReq_accesses 44909 # number of ReadReq accesses(hits+misses)
system.cpu7.l1c.ReadReq_avg_miss_latency 16826.619219 # average ReadReq miss latency
system.cpu7.l1c.ReadReq_avg_mshr_miss_latency 15822.802503 # average ReadReq mshr miss latency
system.cpu7.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu7.l1c.ReadReq_hits 7759 # number of ReadReq hits
system.cpu7.l1c.ReadReq_miss_latency 625108904 # number of ReadReq miss cycles
system.cpu7.l1c.ReadReq_miss_rate 0.827228 # miss rate for ReadReq accesses
system.cpu7.l1c.ReadReq_misses 37150 # number of ReadReq misses
system.cpu7.l1c.ReadReq_mshr_miss_latency 587817113 # number of ReadReq MSHR miss cycles
system.cpu7.l1c.ReadReq_mshr_miss_rate 0.827228 # mshr miss rate for ReadReq accesses
system.cpu7.l1c.ReadReq_mshr_misses 37150 # number of ReadReq MSHR misses
system.cpu7.l1c.ReadReq_mshr_uncacheable_latency 317908383 # number of ReadReq MSHR uncacheable cycles
system.cpu7.l1c.WriteReq_accesses 24427 # number of WriteReq accesses(hits+misses)
system.cpu7.l1c.WriteReq_avg_miss_latency 20228.908213 # average WriteReq miss latency
system.cpu7.l1c.WriteReq_avg_mshr_miss_latency 19225.075071 # average WriteReq mshr miss latency
system.cpu7.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu7.l1c.WriteReq_hits 916 # number of WriteReq hits
system.cpu7.l1c.WriteReq_miss_latency 475601861 # number of WriteReq miss cycles
system.cpu7.l1c.WriteReq_miss_rate 0.962501 # miss rate for WriteReq accesses
system.cpu7.l1c.WriteReq_misses 23511 # number of WriteReq misses
system.cpu7.l1c.WriteReq_mshr_miss_latency 452000740 # number of WriteReq MSHR miss cycles
system.cpu7.l1c.WriteReq_mshr_miss_rate 0.962501 # mshr miss rate for WriteReq accesses
system.cpu7.l1c.WriteReq_mshr_misses 23511 # number of WriteReq MSHR misses
system.cpu7.l1c.WriteReq_mshr_uncacheable_latency 197920310 # number of WriteReq MSHR uncacheable cycles
system.cpu7.l1c.avg_blocked_cycles_no_mshrs 1598.930420 # average number of cycles each access was blocked
system.cpu7.l1c.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu7.l1c.avg_refs 0.421584 # Average number of references to valid blocks.
system.cpu7.l1c.blocked_no_mshrs 70034 # number of cycles access was blocked
system.cpu7.l1c.blocked_no_targets 0 # number of cycles access was blocked
system.cpu7.l1c.blocked_cycles_no_mshrs 111979493 # number of cycles access was blocked
system.cpu7.l1c.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu7.l1c.cache_copies 0 # number of cache copies performed
system.cpu7.l1c.demand_accesses 69336 # number of demand (read+write) accesses
system.cpu7.l1c.demand_avg_miss_latency 18145.278927 # average overall miss latency
system.cpu7.l1c.demand_avg_mshr_miss_latency 17141.455845 # average overall mshr miss latency
system.cpu7.l1c.demand_hits 8675 # number of demand (read+write) hits
system.cpu7.l1c.demand_miss_latency 1100710765 # number of demand (read+write) miss cycles
system.cpu7.l1c.demand_miss_rate 0.874885 # miss rate for demand accesses
system.cpu7.l1c.demand_misses 60661 # number of demand (read+write) misses
system.cpu7.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu7.l1c.demand_mshr_miss_latency 1039817853 # number of demand (read+write) MSHR miss cycles
system.cpu7.l1c.demand_mshr_miss_rate 0.874885 # mshr miss rate for demand accesses
system.cpu7.l1c.demand_mshr_misses 60661 # number of demand (read+write) MSHR misses
system.cpu7.l1c.fast_writes 0 # number of fast writes performed
system.cpu7.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu7.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu7.l1c.overall_accesses 69336 # number of overall (read+write) accesses
system.cpu7.l1c.overall_avg_miss_latency 18145.278927 # average overall miss latency
system.cpu7.l1c.overall_avg_mshr_miss_latency 17141.455845 # average overall mshr miss latency
system.cpu7.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu7.l1c.overall_hits 8675 # number of overall hits
system.cpu7.l1c.overall_miss_latency 1100710765 # number of overall miss cycles
system.cpu7.l1c.overall_miss_rate 0.874885 # miss rate for overall accesses
system.cpu7.l1c.overall_misses 60661 # number of overall misses
system.cpu7.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu7.l1c.overall_mshr_miss_latency 1039817853 # number of overall MSHR miss cycles
system.cpu7.l1c.overall_mshr_miss_rate 0.874885 # mshr miss rate for overall accesses
system.cpu7.l1c.overall_mshr_misses 60661 # number of overall MSHR misses
system.cpu7.l1c.overall_mshr_uncacheable_latency 515828693 # number of overall MSHR uncacheable cycles
system.cpu7.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu7.l1c.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.cpu7.l1c.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
system.cpu7.l1c.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
system.cpu7.l1c.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.cpu7.l1c.prefetcher.num_hwpf_identified 0 # number of hwpf identified
system.cpu7.l1c.prefetcher.num_hwpf_issued 0 # number of hwpf issued
system.cpu7.l1c.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu7.l1c.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu7.l1c.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu7.l1c.replacements 27690 # number of replacements
system.cpu7.l1c.sampled_refs 28049 # Sample count of references to valid blocks.
system.cpu7.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu7.l1c.tagsinuse 343.299146 # Cycle average of tags in use
system.cpu7.l1c.total_refs 11825 # Total number of references to valid blocks.
system.cpu7.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu7.l1c.writebacks 10985 # number of writebacks
system.cpu7.num_copies 0 # number of copy accesses completed
system.cpu7.num_reads 99331 # number of read accesses completed
system.cpu7.num_writes 53962 # number of write accesses completed
system.l2c.ReadExReq_accesses 74680 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_avg_miss_latency 20085.692461 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency 10006.831093 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_miss_latency 1499999513 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_misses 74680 # number of ReadExReq misses
system.l2c.ReadExReq_mshr_hits 354 # number of ReadExReq MSHR hits
system.l2c.ReadExReq_mshr_miss_latency 747310146 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_misses 74680 # number of ReadExReq MSHR misses
system.l2c.ReadReq_accesses 138650 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_avg_miss_latency 20215.443305 # average ReadReq miss latency
system.l2c.ReadReq_avg_mshr_miss_latency 10007.689712 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_hits 91062 # number of ReadReq hits
system.l2c.ReadReq_miss_latency 962012516 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_rate 0.343224 # miss rate for ReadReq accesses
system.l2c.ReadReq_misses 47588 # number of ReadReq misses
system.l2c.ReadReq_mshr_hits 611 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_miss_latency 476245938 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_rate 0.343224 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_misses 47588 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_uncacheable_latency 793404880 # number of ReadReq MSHR uncacheable cycles
system.l2c.UpgradeReq_accesses 18486 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_avg_miss_latency 11037.307260 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency 10007.005085 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_miss_latency 204035662 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_rate 1 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_misses 18486 # number of UpgradeReq misses
system.l2c.UpgradeReq_mshr_hits 30 # number of UpgradeReq MSHR hits
system.l2c.UpgradeReq_mshr_miss_latency 184989496 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_rate 1 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_misses 18486 # number of UpgradeReq MSHR misses
system.l2c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_mshr_uncacheable_latency 430707040 # number of WriteReq MSHR uncacheable cycles
system.l2c.Writeback_accesses 86799 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_hits 86799 # number of Writeback hits
system.l2c.avg_blocked_cycles_no_mshrs 2909.833333 # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.l2c.avg_refs 1.988478 # Average number of references to valid blocks.
system.l2c.blocked_no_mshrs 6 # number of cycles access was blocked
system.l2c.blocked_no_targets 0 # number of cycles access was blocked
system.l2c.blocked_cycles_no_mshrs 17459 # number of cycles access was blocked
system.l2c.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.demand_accesses 213330 # number of demand (read+write) accesses
system.l2c.demand_avg_miss_latency 20136.192863 # average overall miss latency
system.l2c.demand_avg_mshr_miss_latency 10007.165276 # average overall mshr miss latency
system.l2c.demand_hits 91062 # number of demand (read+write) hits
system.l2c.demand_miss_latency 2462012029 # number of demand (read+write) miss cycles
system.l2c.demand_miss_rate 0.573140 # miss rate for demand accesses
system.l2c.demand_misses 122268 # number of demand (read+write) misses
system.l2c.demand_mshr_hits 965 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_miss_latency 1223556084 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_rate 0.573140 # mshr miss rate for demand accesses
system.l2c.demand_mshr_misses 122268 # number of demand (read+write) MSHR misses
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.mshr_cap_events 0 # number of times MSHR cap was activated
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.l2c.overall_accesses 213330 # number of overall (read+write) accesses
system.l2c.overall_avg_miss_latency 20136.192863 # average overall miss latency
system.l2c.overall_avg_mshr_miss_latency 10007.165276 # average overall mshr miss latency
system.l2c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.l2c.overall_hits 91062 # number of overall hits
system.l2c.overall_miss_latency 2462012029 # number of overall miss cycles
system.l2c.overall_miss_rate 0.573140 # miss rate for overall accesses
system.l2c.overall_misses 122268 # number of overall misses
system.l2c.overall_mshr_hits 965 # number of overall MSHR hits
system.l2c.overall_mshr_miss_latency 1223556084 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_rate 0.573140 # mshr miss rate for overall accesses
system.l2c.overall_mshr_misses 122268 # number of overall MSHR misses
system.l2c.overall_mshr_uncacheable_latency 1224111920 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.l2c.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.l2c.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
system.l2c.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
system.l2c.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
system.l2c.prefetcher.num_hwpf_identified 0 # number of hwpf identified
system.l2c.prefetcher.num_hwpf_issued 0 # number of hwpf issued
system.l2c.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.l2c.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.l2c.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
system.l2c.replacements 74376 # number of replacements
system.l2c.sampled_refs 74986 # Sample count of references to valid blocks.
system.l2c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.l2c.tagsinuse 633.319008 # Cycle average of tags in use
system.l2c.total_refs 149108 # Total number of references to valid blocks.
system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.l2c.writebacks 47583 # number of writebacks
---------- End Simulation Statistics ----------
|