blob: c1f9d137d86186b133102907f0188ab87705b12c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
|
---------- Begin Simulation Statistics ----------
host_mem_usage 328092 # Number of bytes of host memory used
host_seconds 194.79 # Real time elapsed on the host
host_tick_rate 1382135 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_seconds 0.000269 # Number of seconds simulated
sim_ticks 269223994 # Number of ticks simulated
system.cpu0.l1c.ReadReq_accesses 44447 # number of ReadReq accesses(hits+misses)
system.cpu0.l1c.ReadReq_avg_miss_latency 35088.024234 # average ReadReq miss latency
system.cpu0.l1c.ReadReq_avg_mshr_miss_latency 34084.129987 # average ReadReq mshr miss latency
system.cpu0.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu0.l1c.ReadReq_hits 7474 # number of ReadReq hits
system.cpu0.l1c.ReadReq_miss_latency 1297309520 # number of ReadReq miss cycles
system.cpu0.l1c.ReadReq_miss_rate 0.831845 # miss rate for ReadReq accesses
system.cpu0.l1c.ReadReq_misses 36973 # number of ReadReq misses
system.cpu0.l1c.ReadReq_mshr_miss_latency 1260192538 # number of ReadReq MSHR miss cycles
system.cpu0.l1c.ReadReq_mshr_miss_rate 0.831845 # mshr miss rate for ReadReq accesses
system.cpu0.l1c.ReadReq_mshr_misses 36973 # number of ReadReq MSHR misses
system.cpu0.l1c.ReadReq_mshr_uncacheable_latency 822421052 # number of ReadReq MSHR uncacheable cycles
system.cpu0.l1c.WriteReq_accesses 24198 # number of WriteReq accesses(hits+misses)
system.cpu0.l1c.WriteReq_avg_miss_latency 49598.993348 # average WriteReq miss latency
system.cpu0.l1c.WriteReq_avg_mshr_miss_latency 48595.207082 # average WriteReq mshr miss latency
system.cpu0.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu0.l1c.WriteReq_hits 898 # number of WriteReq hits
system.cpu0.l1c.WriteReq_miss_latency 1155656545 # number of WriteReq miss cycles
system.cpu0.l1c.WriteReq_miss_rate 0.962889 # miss rate for WriteReq accesses
system.cpu0.l1c.WriteReq_misses 23300 # number of WriteReq misses
system.cpu0.l1c.WriteReq_mshr_miss_latency 1132268325 # number of WriteReq MSHR miss cycles
system.cpu0.l1c.WriteReq_mshr_miss_rate 0.962889 # mshr miss rate for WriteReq accesses
system.cpu0.l1c.WriteReq_mshr_misses 23300 # number of WriteReq MSHR misses
system.cpu0.l1c.WriteReq_mshr_uncacheable_latency 529109628 # number of WriteReq MSHR uncacheable cycles
system.cpu0.l1c.avg_blocked_cycles::no_mshrs 3801.306186 # average number of cycles each access was blocked
system.cpu0.l1c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu0.l1c.avg_refs 0.409698 # Average number of references to valid blocks.
system.cpu0.l1c.blocked::no_mshrs 69363 # number of cycles access was blocked
system.cpu0.l1c.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.l1c.blocked_cycles::no_mshrs 263670001 # number of cycles access was blocked
system.cpu0.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.l1c.cache_copies 0 # number of cache copies performed
system.cpu0.l1c.demand_accesses 68645 # number of demand (read+write) accesses
system.cpu0.l1c.demand_avg_miss_latency 40697.593699 # average overall miss latency
system.cpu0.l1c.demand_avg_mshr_miss_latency 39693.741194 # average overall mshr miss latency
system.cpu0.l1c.demand_hits 8372 # number of demand (read+write) hits
system.cpu0.l1c.demand_miss_latency 2452966065 # number of demand (read+write) miss cycles
system.cpu0.l1c.demand_miss_rate 0.878039 # miss rate for demand accesses
system.cpu0.l1c.demand_misses 60273 # number of demand (read+write) misses
system.cpu0.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu0.l1c.demand_mshr_miss_latency 2392460863 # number of demand (read+write) MSHR miss cycles
system.cpu0.l1c.demand_mshr_miss_rate 0.878039 # mshr miss rate for demand accesses
system.cpu0.l1c.demand_mshr_misses 60273 # number of demand (read+write) MSHR misses
system.cpu0.l1c.fast_writes 0 # number of fast writes performed
system.cpu0.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu0.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.l1c.occ_%::0 0.676527 # Average percentage of cache occupancy
system.cpu0.l1c.occ_%::1 -0.006962 # Average percentage of cache occupancy
system.cpu0.l1c.occ_blocks::0 346.381949 # Average occupied blocks per context
system.cpu0.l1c.occ_blocks::1 -3.564360 # Average occupied blocks per context
system.cpu0.l1c.overall_accesses 68645 # number of overall (read+write) accesses
system.cpu0.l1c.overall_avg_miss_latency 40697.593699 # average overall miss latency
system.cpu0.l1c.overall_avg_mshr_miss_latency 39693.741194 # average overall mshr miss latency
system.cpu0.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu0.l1c.overall_hits 8372 # number of overall hits
system.cpu0.l1c.overall_miss_latency 2452966065 # number of overall miss cycles
system.cpu0.l1c.overall_miss_rate 0.878039 # miss rate for overall accesses
system.cpu0.l1c.overall_misses 60273 # number of overall misses
system.cpu0.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu0.l1c.overall_mshr_miss_latency 2392460863 # number of overall MSHR miss cycles
system.cpu0.l1c.overall_mshr_miss_rate 0.878039 # mshr miss rate for overall accesses
system.cpu0.l1c.overall_mshr_misses 60273 # number of overall MSHR misses
system.cpu0.l1c.overall_mshr_uncacheable_latency 1351530680 # number of overall MSHR uncacheable cycles
system.cpu0.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu0.l1c.replacements 27642 # number of replacements
system.cpu0.l1c.sampled_refs 27984 # Sample count of references to valid blocks.
system.cpu0.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu0.l1c.tagsinuse 342.817588 # Cycle average of tags in use
system.cpu0.l1c.total_refs 11465 # Total number of references to valid blocks.
system.cpu0.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu0.l1c.writebacks 10964 # number of writebacks
system.cpu0.num_copies 0 # number of copy accesses completed
system.cpu0.num_reads 98887 # number of read accesses completed
system.cpu0.num_writes 53455 # number of write accesses completed
system.cpu1.l1c.ReadReq_accesses 44742 # number of ReadReq accesses(hits+misses)
system.cpu1.l1c.ReadReq_avg_miss_latency 35246.657121 # average ReadReq miss latency
system.cpu1.l1c.ReadReq_avg_mshr_miss_latency 34242.680675 # average ReadReq mshr miss latency
system.cpu1.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu1.l1c.ReadReq_hits 7551 # number of ReadReq hits
system.cpu1.l1c.ReadReq_miss_latency 1310858425 # number of ReadReq miss cycles
system.cpu1.l1c.ReadReq_miss_rate 0.831232 # miss rate for ReadReq accesses
system.cpu1.l1c.ReadReq_misses 37191 # number of ReadReq misses
system.cpu1.l1c.ReadReq_mshr_miss_latency 1273519537 # number of ReadReq MSHR miss cycles
system.cpu1.l1c.ReadReq_mshr_miss_rate 0.831232 # mshr miss rate for ReadReq accesses
system.cpu1.l1c.ReadReq_mshr_misses 37191 # number of ReadReq MSHR misses
system.cpu1.l1c.ReadReq_mshr_uncacheable_latency 821041101 # number of ReadReq MSHR uncacheable cycles
system.cpu1.l1c.WriteReq_accesses 24235 # number of WriteReq accesses(hits+misses)
system.cpu1.l1c.WriteReq_avg_miss_latency 48987.169998 # average WriteReq miss latency
system.cpu1.l1c.WriteReq_avg_mshr_miss_latency 47983.555251 # average WriteReq mshr miss latency
system.cpu1.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu1.l1c.WriteReq_hits 923 # number of WriteReq hits
system.cpu1.l1c.WriteReq_miss_latency 1141988907 # number of WriteReq miss cycles
system.cpu1.l1c.WriteReq_miss_rate 0.961915 # miss rate for WriteReq accesses
system.cpu1.l1c.WriteReq_misses 23312 # number of WriteReq misses
system.cpu1.l1c.WriteReq_mshr_miss_latency 1118592640 # number of WriteReq MSHR miss cycles
system.cpu1.l1c.WriteReq_mshr_miss_rate 0.961915 # mshr miss rate for WriteReq accesses
system.cpu1.l1c.WriteReq_mshr_misses 23312 # number of WriteReq MSHR misses
system.cpu1.l1c.WriteReq_mshr_uncacheable_latency 537191159 # number of WriteReq MSHR uncacheable cycles
system.cpu1.l1c.avg_blocked_cycles::no_mshrs 3781.018448 # average number of cycles each access was blocked
system.cpu1.l1c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu1.l1c.avg_refs 0.407526 # Average number of references to valid blocks.
system.cpu1.l1c.blocked::no_mshrs 69602 # number of cycles access was blocked
system.cpu1.l1c.blocked::no_targets 0 # number of cycles access was blocked
system.cpu1.l1c.blocked_cycles::no_mshrs 263166446 # number of cycles access was blocked
system.cpu1.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.l1c.cache_copies 0 # number of cache copies performed
system.cpu1.l1c.demand_accesses 68977 # number of demand (read+write) accesses
system.cpu1.l1c.demand_avg_miss_latency 40540.920814 # average overall miss latency
system.cpu1.l1c.demand_avg_mshr_miss_latency 39537.083731 # average overall mshr miss latency
system.cpu1.l1c.demand_hits 8474 # number of demand (read+write) hits
system.cpu1.l1c.demand_miss_latency 2452847332 # number of demand (read+write) miss cycles
system.cpu1.l1c.demand_miss_rate 0.877147 # miss rate for demand accesses
system.cpu1.l1c.demand_misses 60503 # number of demand (read+write) misses
system.cpu1.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu1.l1c.demand_mshr_miss_latency 2392112177 # number of demand (read+write) MSHR miss cycles
system.cpu1.l1c.demand_mshr_miss_rate 0.877147 # mshr miss rate for demand accesses
system.cpu1.l1c.demand_mshr_misses 60503 # number of demand (read+write) MSHR misses
system.cpu1.l1c.fast_writes 0 # number of fast writes performed
system.cpu1.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu1.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.l1c.occ_%::0 0.676527 # Average percentage of cache occupancy
system.cpu1.l1c.occ_%::1 -0.006074 # Average percentage of cache occupancy
system.cpu1.l1c.occ_blocks::0 346.381795 # Average occupied blocks per context
system.cpu1.l1c.occ_blocks::1 -3.109691 # Average occupied blocks per context
system.cpu1.l1c.overall_accesses 68977 # number of overall (read+write) accesses
system.cpu1.l1c.overall_avg_miss_latency 40540.920814 # average overall miss latency
system.cpu1.l1c.overall_avg_mshr_miss_latency 39537.083731 # average overall mshr miss latency
system.cpu1.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu1.l1c.overall_hits 8474 # number of overall hits
system.cpu1.l1c.overall_miss_latency 2452847332 # number of overall miss cycles
system.cpu1.l1c.overall_miss_rate 0.877147 # miss rate for overall accesses
system.cpu1.l1c.overall_misses 60503 # number of overall misses
system.cpu1.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu1.l1c.overall_mshr_miss_latency 2392112177 # number of overall MSHR miss cycles
system.cpu1.l1c.overall_mshr_miss_rate 0.877147 # mshr miss rate for overall accesses
system.cpu1.l1c.overall_mshr_misses 60503 # number of overall MSHR misses
system.cpu1.l1c.overall_mshr_uncacheable_latency 1358232260 # number of overall MSHR uncacheable cycles
system.cpu1.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu1.l1c.replacements 28030 # number of replacements
system.cpu1.l1c.sampled_refs 28381 # Sample count of references to valid blocks.
system.cpu1.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu1.l1c.tagsinuse 343.272105 # Cycle average of tags in use
system.cpu1.l1c.total_refs 11566 # Total number of references to valid blocks.
system.cpu1.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu1.l1c.writebacks 11122 # number of writebacks
system.cpu1.num_copies 0 # number of copy accesses completed
system.cpu1.num_reads 99459 # number of read accesses completed
system.cpu1.num_writes 53508 # number of write accesses completed
system.cpu2.l1c.ReadReq_accesses 44755 # number of ReadReq accesses(hits+misses)
system.cpu2.l1c.ReadReq_avg_miss_latency 34940.465460 # average ReadReq miss latency
system.cpu2.l1c.ReadReq_avg_mshr_miss_latency 33936.624875 # average ReadReq mshr miss latency
system.cpu2.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu2.l1c.ReadReq_hits 7682 # number of ReadReq hits
system.cpu2.l1c.ReadReq_miss_latency 1295347876 # number of ReadReq miss cycles
system.cpu2.l1c.ReadReq_miss_rate 0.828354 # miss rate for ReadReq accesses
system.cpu2.l1c.ReadReq_misses 37073 # number of ReadReq misses
system.cpu2.l1c.ReadReq_mshr_miss_latency 1258132494 # number of ReadReq MSHR miss cycles
system.cpu2.l1c.ReadReq_mshr_miss_rate 0.828354 # mshr miss rate for ReadReq accesses
system.cpu2.l1c.ReadReq_mshr_misses 37073 # number of ReadReq MSHR misses
system.cpu2.l1c.ReadReq_mshr_uncacheable_latency 842968180 # number of ReadReq MSHR uncacheable cycles
system.cpu2.l1c.WriteReq_accesses 23967 # number of WriteReq accesses(hits+misses)
system.cpu2.l1c.WriteReq_avg_miss_latency 49240.876366 # average WriteReq miss latency
system.cpu2.l1c.WriteReq_avg_mshr_miss_latency 48237.004902 # average WriteReq mshr miss latency
system.cpu2.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu2.l1c.WriteReq_hits 915 # number of WriteReq hits
system.cpu2.l1c.WriteReq_miss_latency 1135100682 # number of WriteReq miss cycles
system.cpu2.l1c.WriteReq_miss_rate 0.961823 # miss rate for WriteReq accesses
system.cpu2.l1c.WriteReq_misses 23052 # number of WriteReq misses
system.cpu2.l1c.WriteReq_mshr_miss_latency 1111959437 # number of WriteReq MSHR miss cycles
system.cpu2.l1c.WriteReq_mshr_miss_rate 0.961823 # mshr miss rate for WriteReq accesses
system.cpu2.l1c.WriteReq_mshr_misses 23052 # number of WriteReq MSHR misses
system.cpu2.l1c.WriteReq_mshr_uncacheable_latency 550257500 # number of WriteReq MSHR uncacheable cycles
system.cpu2.l1c.avg_blocked_cycles::no_mshrs 3789.796507 # average number of cycles each access was blocked
system.cpu2.l1c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu2.l1c.avg_refs 0.418015 # Average number of references to valid blocks.
system.cpu2.l1c.blocked::no_mshrs 69457 # number of cycles access was blocked
system.cpu2.l1c.blocked::no_targets 0 # number of cycles access was blocked
system.cpu2.l1c.blocked_cycles::no_mshrs 263227896 # number of cycles access was blocked
system.cpu2.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu2.l1c.cache_copies 0 # number of cache copies performed
system.cpu2.l1c.demand_accesses 68722 # number of demand (read+write) accesses
system.cpu2.l1c.demand_avg_miss_latency 40423.260840 # average overall miss latency
system.cpu2.l1c.demand_avg_mshr_miss_latency 39419.408416 # average overall mshr miss latency
system.cpu2.l1c.demand_hits 8597 # number of demand (read+write) hits
system.cpu2.l1c.demand_miss_latency 2430448558 # number of demand (read+write) miss cycles
system.cpu2.l1c.demand_miss_rate 0.874902 # miss rate for demand accesses
system.cpu2.l1c.demand_misses 60125 # number of demand (read+write) misses
system.cpu2.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu2.l1c.demand_mshr_miss_latency 2370091931 # number of demand (read+write) MSHR miss cycles
system.cpu2.l1c.demand_mshr_miss_rate 0.874902 # mshr miss rate for demand accesses
system.cpu2.l1c.demand_mshr_misses 60125 # number of demand (read+write) MSHR misses
system.cpu2.l1c.fast_writes 0 # number of fast writes performed
system.cpu2.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu2.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu2.l1c.occ_%::0 0.676497 # Average percentage of cache occupancy
system.cpu2.l1c.occ_%::1 -0.002501 # Average percentage of cache occupancy
system.cpu2.l1c.occ_blocks::0 346.366637 # Average occupied blocks per context
system.cpu2.l1c.occ_blocks::1 -1.280483 # Average occupied blocks per context
system.cpu2.l1c.overall_accesses 68722 # number of overall (read+write) accesses
system.cpu2.l1c.overall_avg_miss_latency 40423.260840 # average overall miss latency
system.cpu2.l1c.overall_avg_mshr_miss_latency 39419.408416 # average overall mshr miss latency
system.cpu2.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu2.l1c.overall_hits 8597 # number of overall hits
system.cpu2.l1c.overall_miss_latency 2430448558 # number of overall miss cycles
system.cpu2.l1c.overall_miss_rate 0.874902 # miss rate for overall accesses
system.cpu2.l1c.overall_misses 60125 # number of overall misses
system.cpu2.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu2.l1c.overall_mshr_miss_latency 2370091931 # number of overall MSHR miss cycles
system.cpu2.l1c.overall_mshr_miss_rate 0.874902 # mshr miss rate for overall accesses
system.cpu2.l1c.overall_mshr_misses 60125 # number of overall MSHR misses
system.cpu2.l1c.overall_mshr_uncacheable_latency 1393225680 # number of overall MSHR uncacheable cycles
system.cpu2.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu2.l1c.replacements 27483 # number of replacements
system.cpu2.l1c.sampled_refs 27822 # Sample count of references to valid blocks.
system.cpu2.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu2.l1c.tagsinuse 345.086155 # Cycle average of tags in use
system.cpu2.l1c.total_refs 11630 # Total number of references to valid blocks.
system.cpu2.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu2.l1c.writebacks 10776 # number of writebacks
system.cpu2.num_copies 0 # number of copy accesses completed
system.cpu2.num_reads 100000 # number of read accesses completed
system.cpu2.num_writes 53740 # number of write accesses completed
system.cpu3.l1c.ReadReq_accesses 44853 # number of ReadReq accesses(hits+misses)
system.cpu3.l1c.ReadReq_avg_miss_latency 35352.171998 # average ReadReq miss latency
system.cpu3.l1c.ReadReq_avg_mshr_miss_latency 34348.249371 # average ReadReq mshr miss latency
system.cpu3.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu3.l1c.ReadReq_hits 7463 # number of ReadReq hits
system.cpu3.l1c.ReadReq_miss_latency 1321817711 # number of ReadReq miss cycles
system.cpu3.l1c.ReadReq_miss_rate 0.833612 # miss rate for ReadReq accesses
system.cpu3.l1c.ReadReq_misses 37390 # number of ReadReq misses
system.cpu3.l1c.ReadReq_mshr_miss_latency 1284281044 # number of ReadReq MSHR miss cycles
system.cpu3.l1c.ReadReq_mshr_miss_rate 0.833612 # mshr miss rate for ReadReq accesses
system.cpu3.l1c.ReadReq_mshr_misses 37390 # number of ReadReq MSHR misses
system.cpu3.l1c.ReadReq_mshr_uncacheable_latency 812771594 # number of ReadReq MSHR uncacheable cycles
system.cpu3.l1c.WriteReq_accesses 24060 # number of WriteReq accesses(hits+misses)
system.cpu3.l1c.WriteReq_avg_miss_latency 49141.675980 # average WriteReq miss latency
system.cpu3.l1c.WriteReq_avg_mshr_miss_latency 48137.889794 # average WriteReq mshr miss latency
system.cpu3.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu3.l1c.WriteReq_hits 867 # number of WriteReq hits
system.cpu3.l1c.WriteReq_miss_latency 1139742891 # number of WriteReq miss cycles
system.cpu3.l1c.WriteReq_miss_rate 0.963965 # miss rate for WriteReq accesses
system.cpu3.l1c.WriteReq_misses 23193 # number of WriteReq misses
system.cpu3.l1c.WriteReq_mshr_miss_latency 1116462078 # number of WriteReq MSHR miss cycles
system.cpu3.l1c.WriteReq_mshr_miss_rate 0.963965 # mshr miss rate for WriteReq accesses
system.cpu3.l1c.WriteReq_mshr_misses 23193 # number of WriteReq MSHR misses
system.cpu3.l1c.WriteReq_mshr_uncacheable_latency 540024650 # number of WriteReq MSHR uncacheable cycles
system.cpu3.l1c.avg_blocked_cycles::no_mshrs 3782.890162 # average number of cycles each access was blocked
system.cpu3.l1c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu3.l1c.avg_refs 0.405809 # Average number of references to valid blocks.
system.cpu3.l1c.blocked::no_mshrs 69548 # number of cycles access was blocked
system.cpu3.l1c.blocked::no_targets 0 # number of cycles access was blocked
system.cpu3.l1c.blocked_cycles::no_mshrs 263092445 # number of cycles access was blocked
system.cpu3.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu3.l1c.cache_copies 0 # number of cache copies performed
system.cpu3.l1c.demand_accesses 68913 # number of demand (read+write) accesses
system.cpu3.l1c.demand_avg_miss_latency 40631.210108 # average overall miss latency
system.cpu3.l1c.demand_avg_mshr_miss_latency 39627.339716 # average overall mshr miss latency
system.cpu3.l1c.demand_hits 8330 # number of demand (read+write) hits
system.cpu3.l1c.demand_miss_latency 2461560602 # number of demand (read+write) miss cycles
system.cpu3.l1c.demand_miss_rate 0.879123 # miss rate for demand accesses
system.cpu3.l1c.demand_misses 60583 # number of demand (read+write) misses
system.cpu3.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu3.l1c.demand_mshr_miss_latency 2400743122 # number of demand (read+write) MSHR miss cycles
system.cpu3.l1c.demand_mshr_miss_rate 0.879123 # mshr miss rate for demand accesses
system.cpu3.l1c.demand_mshr_misses 60583 # number of demand (read+write) MSHR misses
system.cpu3.l1c.fast_writes 0 # number of fast writes performed
system.cpu3.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu3.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu3.l1c.occ_%::0 0.675485 # Average percentage of cache occupancy
system.cpu3.l1c.occ_%::1 -0.002427 # Average percentage of cache occupancy
system.cpu3.l1c.occ_blocks::0 345.848425 # Average occupied blocks per context
system.cpu3.l1c.occ_blocks::1 -1.242713 # Average occupied blocks per context
system.cpu3.l1c.overall_accesses 68913 # number of overall (read+write) accesses
system.cpu3.l1c.overall_avg_miss_latency 40631.210108 # average overall miss latency
system.cpu3.l1c.overall_avg_mshr_miss_latency 39627.339716 # average overall mshr miss latency
system.cpu3.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu3.l1c.overall_hits 8330 # number of overall hits
system.cpu3.l1c.overall_miss_latency 2461560602 # number of overall miss cycles
system.cpu3.l1c.overall_miss_rate 0.879123 # miss rate for overall accesses
system.cpu3.l1c.overall_misses 60583 # number of overall misses
system.cpu3.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu3.l1c.overall_mshr_miss_latency 2400743122 # number of overall MSHR miss cycles
system.cpu3.l1c.overall_mshr_miss_rate 0.879123 # mshr miss rate for overall accesses
system.cpu3.l1c.overall_mshr_misses 60583 # number of overall MSHR misses
system.cpu3.l1c.overall_mshr_uncacheable_latency 1352796244 # number of overall MSHR uncacheable cycles
system.cpu3.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu3.l1c.replacements 27772 # number of replacements
system.cpu3.l1c.sampled_refs 28129 # Sample count of references to valid blocks.
system.cpu3.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu3.l1c.tagsinuse 344.605712 # Cycle average of tags in use
system.cpu3.l1c.total_refs 11415 # Total number of references to valid blocks.
system.cpu3.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu3.l1c.writebacks 10844 # number of writebacks
system.cpu3.num_copies 0 # number of copy accesses completed
system.cpu3.num_reads 99462 # number of read accesses completed
system.cpu3.num_writes 53250 # number of write accesses completed
system.cpu4.l1c.ReadReq_accesses 44365 # number of ReadReq accesses(hits+misses)
system.cpu4.l1c.ReadReq_avg_miss_latency 35201.306246 # average ReadReq miss latency
system.cpu4.l1c.ReadReq_avg_mshr_miss_latency 34197.412075 # average ReadReq mshr miss latency
system.cpu4.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu4.l1c.ReadReq_hits 7447 # number of ReadReq hits
system.cpu4.l1c.ReadReq_miss_latency 1299561824 # number of ReadReq miss cycles
system.cpu4.l1c.ReadReq_miss_rate 0.832142 # miss rate for ReadReq accesses
system.cpu4.l1c.ReadReq_misses 36918 # number of ReadReq misses
system.cpu4.l1c.ReadReq_mshr_miss_latency 1262500059 # number of ReadReq MSHR miss cycles
system.cpu4.l1c.ReadReq_mshr_miss_rate 0.832142 # mshr miss rate for ReadReq accesses
system.cpu4.l1c.ReadReq_mshr_misses 36918 # number of ReadReq MSHR misses
system.cpu4.l1c.ReadReq_mshr_uncacheable_latency 824241710 # number of ReadReq MSHR uncacheable cycles
system.cpu4.l1c.WriteReq_accesses 24091 # number of WriteReq accesses(hits+misses)
system.cpu4.l1c.WriteReq_avg_miss_latency 49786.879855 # average WriteReq miss latency
system.cpu4.l1c.WriteReq_avg_mshr_miss_latency 48783.051269 # average WriteReq mshr miss latency
system.cpu4.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu4.l1c.WriteReq_hits 919 # number of WriteReq hits
system.cpu4.l1c.WriteReq_miss_latency 1153661580 # number of WriteReq miss cycles
system.cpu4.l1c.WriteReq_miss_rate 0.961853 # miss rate for WriteReq accesses
system.cpu4.l1c.WriteReq_misses 23172 # number of WriteReq misses
system.cpu4.l1c.WriteReq_mshr_miss_latency 1130400864 # number of WriteReq MSHR miss cycles
system.cpu4.l1c.WriteReq_mshr_miss_rate 0.961853 # mshr miss rate for WriteReq accesses
system.cpu4.l1c.WriteReq_mshr_misses 23172 # number of WriteReq MSHR misses
system.cpu4.l1c.WriteReq_mshr_uncacheable_latency 525075683 # number of WriteReq MSHR uncacheable cycles
system.cpu4.l1c.avg_blocked_cycles::no_mshrs 3810.709164 # average number of cycles each access was blocked
system.cpu4.l1c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu4.l1c.avg_refs 0.409480 # Average number of references to valid blocks.
system.cpu4.l1c.blocked::no_mshrs 69290 # number of cycles access was blocked
system.cpu4.l1c.blocked::no_targets 0 # number of cycles access was blocked
system.cpu4.l1c.blocked_cycles::no_mshrs 264044038 # number of cycles access was blocked
system.cpu4.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu4.l1c.cache_copies 0 # number of cache copies performed
system.cpu4.l1c.demand_accesses 68456 # number of demand (read+write) accesses
system.cpu4.l1c.demand_avg_miss_latency 40825.818006 # average overall miss latency
system.cpu4.l1c.demand_avg_mshr_miss_latency 39821.949126 # average overall mshr miss latency
system.cpu4.l1c.demand_hits 8366 # number of demand (read+write) hits
system.cpu4.l1c.demand_miss_latency 2453223404 # number of demand (read+write) miss cycles
system.cpu4.l1c.demand_miss_rate 0.877790 # miss rate for demand accesses
system.cpu4.l1c.demand_misses 60090 # number of demand (read+write) misses
system.cpu4.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu4.l1c.demand_mshr_miss_latency 2392900923 # number of demand (read+write) MSHR miss cycles
system.cpu4.l1c.demand_mshr_miss_rate 0.877790 # mshr miss rate for demand accesses
system.cpu4.l1c.demand_mshr_misses 60090 # number of demand (read+write) MSHR misses
system.cpu4.l1c.fast_writes 0 # number of fast writes performed
system.cpu4.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu4.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu4.l1c.occ_%::0 0.675570 # Average percentage of cache occupancy
system.cpu4.l1c.occ_%::1 -0.001897 # Average percentage of cache occupancy
system.cpu4.l1c.occ_blocks::0 345.891792 # Average occupied blocks per context
system.cpu4.l1c.occ_blocks::1 -0.971043 # Average occupied blocks per context
system.cpu4.l1c.overall_accesses 68456 # number of overall (read+write) accesses
system.cpu4.l1c.overall_avg_miss_latency 40825.818006 # average overall miss latency
system.cpu4.l1c.overall_avg_mshr_miss_latency 39821.949126 # average overall mshr miss latency
system.cpu4.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu4.l1c.overall_hits 8366 # number of overall hits
system.cpu4.l1c.overall_miss_latency 2453223404 # number of overall miss cycles
system.cpu4.l1c.overall_miss_rate 0.877790 # miss rate for overall accesses
system.cpu4.l1c.overall_misses 60090 # number of overall misses
system.cpu4.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu4.l1c.overall_mshr_miss_latency 2392900923 # number of overall MSHR miss cycles
system.cpu4.l1c.overall_mshr_miss_rate 0.877790 # mshr miss rate for overall accesses
system.cpu4.l1c.overall_mshr_misses 60090 # number of overall MSHR misses
system.cpu4.l1c.overall_mshr_uncacheable_latency 1349317393 # number of overall MSHR uncacheable cycles
system.cpu4.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu4.l1c.replacements 27569 # number of replacements
system.cpu4.l1c.sampled_refs 27933 # Sample count of references to valid blocks.
system.cpu4.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu4.l1c.tagsinuse 344.920749 # Cycle average of tags in use
system.cpu4.l1c.total_refs 11438 # Total number of references to valid blocks.
system.cpu4.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu4.l1c.writebacks 10833 # number of writebacks
system.cpu4.num_copies 0 # number of copy accesses completed
system.cpu4.num_reads 98484 # number of read accesses completed
system.cpu4.num_writes 53322 # number of write accesses completed
system.cpu5.l1c.ReadReq_accesses 44597 # number of ReadReq accesses(hits+misses)
system.cpu5.l1c.ReadReq_avg_miss_latency 35021.258089 # average ReadReq miss latency
system.cpu5.l1c.ReadReq_avg_mshr_miss_latency 34017.390307 # average ReadReq mshr miss latency
system.cpu5.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu5.l1c.ReadReq_hits 7416 # number of ReadReq hits
system.cpu5.l1c.ReadReq_miss_latency 1302125397 # number of ReadReq miss cycles
system.cpu5.l1c.ReadReq_miss_rate 0.833711 # miss rate for ReadReq accesses
system.cpu5.l1c.ReadReq_misses 37181 # number of ReadReq misses
system.cpu5.l1c.ReadReq_mshr_miss_latency 1264800589 # number of ReadReq MSHR miss cycles
system.cpu5.l1c.ReadReq_mshr_miss_rate 0.833711 # mshr miss rate for ReadReq accesses
system.cpu5.l1c.ReadReq_mshr_misses 37181 # number of ReadReq MSHR misses
system.cpu5.l1c.ReadReq_mshr_uncacheable_latency 826768479 # number of ReadReq MSHR uncacheable cycles
system.cpu5.l1c.WriteReq_accesses 24074 # number of WriteReq accesses(hits+misses)
system.cpu5.l1c.WriteReq_avg_miss_latency 49364.188581 # average WriteReq miss latency
system.cpu5.l1c.WriteReq_avg_mshr_miss_latency 48360.315635 # average WriteReq mshr miss latency
system.cpu5.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu5.l1c.WriteReq_hits 832 # number of WriteReq hits
system.cpu5.l1c.WriteReq_miss_latency 1147322471 # number of WriteReq miss cycles
system.cpu5.l1c.WriteReq_miss_rate 0.965440 # miss rate for WriteReq accesses
system.cpu5.l1c.WriteReq_misses 23242 # number of WriteReq misses
system.cpu5.l1c.WriteReq_mshr_miss_latency 1123990456 # number of WriteReq MSHR miss cycles
system.cpu5.l1c.WriteReq_mshr_miss_rate 0.965440 # mshr miss rate for WriteReq accesses
system.cpu5.l1c.WriteReq_mshr_misses 23242 # number of WriteReq MSHR misses
system.cpu5.l1c.WriteReq_mshr_uncacheable_latency 523151149 # number of WriteReq MSHR uncacheable cycles
system.cpu5.l1c.avg_blocked_cycles::no_mshrs 3789.531715 # average number of cycles each access was blocked
system.cpu5.l1c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu5.l1c.avg_refs 0.409166 # Average number of references to valid blocks.
system.cpu5.l1c.blocked::no_mshrs 69635 # number of cycles access was blocked
system.cpu5.l1c.blocked::no_targets 0 # number of cycles access was blocked
system.cpu5.l1c.blocked_cycles::no_mshrs 263884041 # number of cycles access was blocked
system.cpu5.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu5.l1c.cache_copies 0 # number of cache copies performed
system.cpu5.l1c.demand_accesses 68671 # number of demand (read+write) accesses
system.cpu5.l1c.demand_avg_miss_latency 40538.335865 # average overall miss latency
system.cpu5.l1c.demand_avg_mshr_miss_latency 39534.466097 # average overall mshr miss latency
system.cpu5.l1c.demand_hits 8248 # number of demand (read+write) hits
system.cpu5.l1c.demand_miss_latency 2449447868 # number of demand (read+write) miss cycles
system.cpu5.l1c.demand_miss_rate 0.879891 # miss rate for demand accesses
system.cpu5.l1c.demand_misses 60423 # number of demand (read+write) misses
system.cpu5.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu5.l1c.demand_mshr_miss_latency 2388791045 # number of demand (read+write) MSHR miss cycles
system.cpu5.l1c.demand_mshr_miss_rate 0.879891 # mshr miss rate for demand accesses
system.cpu5.l1c.demand_mshr_misses 60423 # number of demand (read+write) MSHR misses
system.cpu5.l1c.fast_writes 0 # number of fast writes performed
system.cpu5.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu5.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu5.l1c.occ_%::0 0.675030 # Average percentage of cache occupancy
system.cpu5.l1c.occ_%::1 -0.001774 # Average percentage of cache occupancy
system.cpu5.l1c.occ_blocks::0 345.615536 # Average occupied blocks per context
system.cpu5.l1c.occ_blocks::1 -0.908352 # Average occupied blocks per context
system.cpu5.l1c.overall_accesses 68671 # number of overall (read+write) accesses
system.cpu5.l1c.overall_avg_miss_latency 40538.335865 # average overall miss latency
system.cpu5.l1c.overall_avg_mshr_miss_latency 39534.466097 # average overall mshr miss latency
system.cpu5.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu5.l1c.overall_hits 8248 # number of overall hits
system.cpu5.l1c.overall_miss_latency 2449447868 # number of overall miss cycles
system.cpu5.l1c.overall_miss_rate 0.879891 # miss rate for overall accesses
system.cpu5.l1c.overall_misses 60423 # number of overall misses
system.cpu5.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu5.l1c.overall_mshr_miss_latency 2388791045 # number of overall MSHR miss cycles
system.cpu5.l1c.overall_mshr_miss_rate 0.879891 # mshr miss rate for overall accesses
system.cpu5.l1c.overall_mshr_misses 60423 # number of overall MSHR misses
system.cpu5.l1c.overall_mshr_uncacheable_latency 1349919628 # number of overall MSHR uncacheable cycles
system.cpu5.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu5.l1c.replacements 27529 # number of replacements
system.cpu5.l1c.sampled_refs 27886 # Sample count of references to valid blocks.
system.cpu5.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu5.l1c.tagsinuse 344.707183 # Cycle average of tags in use
system.cpu5.l1c.total_refs 11410 # Total number of references to valid blocks.
system.cpu5.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu5.l1c.writebacks 10821 # number of writebacks
system.cpu5.num_copies 0 # number of copy accesses completed
system.cpu5.num_reads 99231 # number of read accesses completed
system.cpu5.num_writes 53409 # number of write accesses completed
system.cpu6.l1c.ReadReq_accesses 44579 # number of ReadReq accesses(hits+misses)
system.cpu6.l1c.ReadReq_avg_miss_latency 34889.637670 # average ReadReq miss latency
system.cpu6.l1c.ReadReq_avg_mshr_miss_latency 33885.824425 # average ReadReq mshr miss latency
system.cpu6.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu6.l1c.ReadReq_hits 7552 # number of ReadReq hits
system.cpu6.l1c.ReadReq_miss_latency 1291858614 # number of ReadReq miss cycles
system.cpu6.l1c.ReadReq_miss_rate 0.830593 # miss rate for ReadReq accesses
system.cpu6.l1c.ReadReq_misses 37027 # number of ReadReq misses
system.cpu6.l1c.ReadReq_mshr_miss_latency 1254690421 # number of ReadReq MSHR miss cycles
system.cpu6.l1c.ReadReq_mshr_miss_rate 0.830593 # mshr miss rate for ReadReq accesses
system.cpu6.l1c.ReadReq_mshr_misses 37027 # number of ReadReq MSHR misses
system.cpu6.l1c.ReadReq_mshr_uncacheable_latency 827526553 # number of ReadReq MSHR uncacheable cycles
system.cpu6.l1c.WriteReq_accesses 24391 # number of WriteReq accesses(hits+misses)
system.cpu6.l1c.WriteReq_avg_miss_latency 49206.403643 # average WriteReq miss latency
system.cpu6.l1c.WriteReq_avg_mshr_miss_latency 48202.444762 # average WriteReq mshr miss latency
system.cpu6.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu6.l1c.WriteReq_hits 947 # number of WriteReq hits
system.cpu6.l1c.WriteReq_miss_latency 1153594927 # number of WriteReq miss cycles
system.cpu6.l1c.WriteReq_miss_rate 0.961174 # miss rate for WriteReq accesses
system.cpu6.l1c.WriteReq_misses 23444 # number of WriteReq misses
system.cpu6.l1c.WriteReq_mshr_miss_latency 1130058115 # number of WriteReq MSHR miss cycles
system.cpu6.l1c.WriteReq_mshr_miss_rate 0.961174 # mshr miss rate for WriteReq accesses
system.cpu6.l1c.WriteReq_mshr_misses 23444 # number of WriteReq MSHR misses
system.cpu6.l1c.WriteReq_mshr_uncacheable_latency 533892016 # number of WriteReq MSHR uncacheable cycles
system.cpu6.l1c.avg_blocked_cycles::no_mshrs 3771.501135 # average number of cycles each access was blocked
system.cpu6.l1c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu6.l1c.avg_refs 0.414445 # Average number of references to valid blocks.
system.cpu6.l1c.blocked::no_mshrs 69628 # number of cycles access was blocked
system.cpu6.l1c.blocked::no_targets 0 # number of cycles access was blocked
system.cpu6.l1c.blocked_cycles::no_mshrs 262602081 # number of cycles access was blocked
system.cpu6.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu6.l1c.cache_copies 0 # number of cache copies performed
system.cpu6.l1c.demand_accesses 68970 # number of demand (read+write) accesses
system.cpu6.l1c.demand_avg_miss_latency 40440.104199 # average overall miss latency
system.cpu6.l1c.demand_avg_mshr_miss_latency 39436.234493 # average overall mshr miss latency
system.cpu6.l1c.demand_hits 8499 # number of demand (read+write) hits
system.cpu6.l1c.demand_miss_latency 2445453541 # number of demand (read+write) miss cycles
system.cpu6.l1c.demand_miss_rate 0.876773 # miss rate for demand accesses
system.cpu6.l1c.demand_misses 60471 # number of demand (read+write) misses
system.cpu6.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu6.l1c.demand_mshr_miss_latency 2384748536 # number of demand (read+write) MSHR miss cycles
system.cpu6.l1c.demand_mshr_miss_rate 0.876773 # mshr miss rate for demand accesses
system.cpu6.l1c.demand_mshr_misses 60471 # number of demand (read+write) MSHR misses
system.cpu6.l1c.fast_writes 0 # number of fast writes performed
system.cpu6.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu6.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu6.l1c.occ_%::0 0.676765 # Average percentage of cache occupancy
system.cpu6.l1c.occ_%::1 -0.002698 # Average percentage of cache occupancy
system.cpu6.l1c.occ_blocks::0 346.503445 # Average occupied blocks per context
system.cpu6.l1c.occ_blocks::1 -1.381316 # Average occupied blocks per context
system.cpu6.l1c.overall_accesses 68970 # number of overall (read+write) accesses
system.cpu6.l1c.overall_avg_miss_latency 40440.104199 # average overall miss latency
system.cpu6.l1c.overall_avg_mshr_miss_latency 39436.234493 # average overall mshr miss latency
system.cpu6.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu6.l1c.overall_hits 8499 # number of overall hits
system.cpu6.l1c.overall_miss_latency 2445453541 # number of overall miss cycles
system.cpu6.l1c.overall_miss_rate 0.876773 # miss rate for overall accesses
system.cpu6.l1c.overall_misses 60471 # number of overall misses
system.cpu6.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu6.l1c.overall_mshr_miss_latency 2384748536 # number of overall MSHR miss cycles
system.cpu6.l1c.overall_mshr_miss_rate 0.876773 # mshr miss rate for overall accesses
system.cpu6.l1c.overall_mshr_misses 60471 # number of overall MSHR misses
system.cpu6.l1c.overall_mshr_uncacheable_latency 1361418569 # number of overall MSHR uncacheable cycles
system.cpu6.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu6.l1c.replacements 27737 # number of replacements
system.cpu6.l1c.sampled_refs 28093 # Sample count of references to valid blocks.
system.cpu6.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu6.l1c.tagsinuse 345.122129 # Cycle average of tags in use
system.cpu6.l1c.total_refs 11643 # Total number of references to valid blocks.
system.cpu6.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu6.l1c.writebacks 11013 # number of writebacks
system.cpu6.num_copies 0 # number of copy accesses completed
system.cpu6.num_reads 99221 # number of read accesses completed
system.cpu6.num_writes 53555 # number of write accesses completed
system.cpu7.l1c.ReadReq_accesses 45091 # number of ReadReq accesses(hits+misses)
system.cpu7.l1c.ReadReq_avg_miss_latency 34987.655695 # average ReadReq miss latency
system.cpu7.l1c.ReadReq_avg_mshr_miss_latency 33983.814011 # average ReadReq mshr miss latency
system.cpu7.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu7.l1c.ReadReq_hits 7691 # number of ReadReq hits
system.cpu7.l1c.ReadReq_miss_latency 1308538323 # number of ReadReq miss cycles
system.cpu7.l1c.ReadReq_miss_rate 0.829434 # miss rate for ReadReq accesses
system.cpu7.l1c.ReadReq_misses 37400 # number of ReadReq misses
system.cpu7.l1c.ReadReq_mshr_miss_latency 1270994644 # number of ReadReq MSHR miss cycles
system.cpu7.l1c.ReadReq_mshr_miss_rate 0.829434 # mshr miss rate for ReadReq accesses
system.cpu7.l1c.ReadReq_mshr_misses 37400 # number of ReadReq MSHR misses
system.cpu7.l1c.ReadReq_mshr_uncacheable_latency 814528138 # number of ReadReq MSHR uncacheable cycles
system.cpu7.l1c.WriteReq_accesses 24179 # number of WriteReq accesses(hits+misses)
system.cpu7.l1c.WriteReq_avg_miss_latency 49459.078476 # average WriteReq miss latency
system.cpu7.l1c.WriteReq_avg_mshr_miss_latency 48455.291783 # average WriteReq mshr miss latency
system.cpu7.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu7.l1c.WriteReq_hits 898 # number of WriteReq hits
system.cpu7.l1c.WriteReq_miss_latency 1151456806 # number of WriteReq miss cycles
system.cpu7.l1c.WriteReq_miss_rate 0.962860 # miss rate for WriteReq accesses
system.cpu7.l1c.WriteReq_misses 23281 # number of WriteReq misses
system.cpu7.l1c.WriteReq_mshr_miss_latency 1128087648 # number of WriteReq MSHR miss cycles
system.cpu7.l1c.WriteReq_mshr_miss_rate 0.962860 # mshr miss rate for WriteReq accesses
system.cpu7.l1c.WriteReq_mshr_misses 23281 # number of WriteReq MSHR misses
system.cpu7.l1c.WriteReq_mshr_uncacheable_latency 533243363 # number of WriteReq MSHR uncacheable cycles
system.cpu7.l1c.avg_blocked_cycles::no_mshrs 3781.140887 # average number of cycles each access was blocked
system.cpu7.l1c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu7.l1c.avg_refs 0.414313 # Average number of references to valid blocks.
system.cpu7.l1c.blocked::no_mshrs 69687 # number of cycles access was blocked
system.cpu7.l1c.blocked::no_targets 0 # number of cycles access was blocked
system.cpu7.l1c.blocked_cycles::no_mshrs 263496365 # number of cycles access was blocked
system.cpu7.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu7.l1c.cache_copies 0 # number of cache copies performed
system.cpu7.l1c.demand_accesses 69270 # number of demand (read+write) accesses
system.cpu7.l1c.demand_avg_miss_latency 40539.792175 # average overall miss latency
system.cpu7.l1c.demand_avg_mshr_miss_latency 39535.971589 # average overall mshr miss latency
system.cpu7.l1c.demand_hits 8589 # number of demand (read+write) hits
system.cpu7.l1c.demand_miss_latency 2459995129 # number of demand (read+write) miss cycles
system.cpu7.l1c.demand_miss_rate 0.876007 # miss rate for demand accesses
system.cpu7.l1c.demand_misses 60681 # number of demand (read+write) misses
system.cpu7.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu7.l1c.demand_mshr_miss_latency 2399082292 # number of demand (read+write) MSHR miss cycles
system.cpu7.l1c.demand_mshr_miss_rate 0.876007 # mshr miss rate for demand accesses
system.cpu7.l1c.demand_mshr_misses 60681 # number of demand (read+write) MSHR misses
system.cpu7.l1c.fast_writes 0 # number of fast writes performed
system.cpu7.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu7.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu7.l1c.occ_%::0 0.680280 # Average percentage of cache occupancy
system.cpu7.l1c.occ_%::1 -0.007590 # Average percentage of cache occupancy
system.cpu7.l1c.occ_blocks::0 348.303356 # Average occupied blocks per context
system.cpu7.l1c.occ_blocks::1 -3.885943 # Average occupied blocks per context
system.cpu7.l1c.overall_accesses 69270 # number of overall (read+write) accesses
system.cpu7.l1c.overall_avg_miss_latency 40539.792175 # average overall miss latency
system.cpu7.l1c.overall_avg_mshr_miss_latency 39535.971589 # average overall mshr miss latency
system.cpu7.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu7.l1c.overall_hits 8589 # number of overall hits
system.cpu7.l1c.overall_miss_latency 2459995129 # number of overall miss cycles
system.cpu7.l1c.overall_miss_rate 0.876007 # miss rate for overall accesses
system.cpu7.l1c.overall_misses 60681 # number of overall misses
system.cpu7.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu7.l1c.overall_mshr_miss_latency 2399082292 # number of overall MSHR miss cycles
system.cpu7.l1c.overall_mshr_miss_rate 0.876007 # mshr miss rate for overall accesses
system.cpu7.l1c.overall_mshr_misses 60681 # number of overall MSHR misses
system.cpu7.l1c.overall_mshr_uncacheable_latency 1347771501 # number of overall MSHR uncacheable cycles
system.cpu7.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu7.l1c.replacements 28023 # number of replacements
system.cpu7.l1c.sampled_refs 28394 # Sample count of references to valid blocks.
system.cpu7.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu7.l1c.tagsinuse 345.385459 # Cycle average of tags in use
system.cpu7.l1c.total_refs 11764 # Total number of references to valid blocks.
system.cpu7.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu7.l1c.writebacks 11064 # number of writebacks
system.cpu7.num_copies 0 # number of copy accesses completed
system.cpu7.num_reads 99565 # number of read accesses completed
system.cpu7.num_writes 53846 # number of write accesses completed
system.l2c.ReadExReq_accesses::0 9412 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::1 9288 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::2 9313 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::3 9344 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::4 9463 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::5 9358 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::6 9360 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::7 9364 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 74902 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_avg_miss_latency::0 396995.145984 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::1 402295.253445 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::2 401215.324171 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::3 399884.237372 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::4 394855.575822 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::5 399285.992092 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::6 399200.674573 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::7 399030.148868 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 3192762.352326 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency 39999.222355 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_miss_latency 3736518314 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_rate::0 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::1 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::2 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::3 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::4 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::5 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::6 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::7 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 8 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_misses::0 9412 # number of ReadExReq misses
system.l2c.ReadExReq_misses::1 9288 # number of ReadExReq misses
system.l2c.ReadExReq_misses::2 9313 # number of ReadExReq misses
system.l2c.ReadExReq_misses::3 9344 # number of ReadExReq misses
system.l2c.ReadExReq_misses::4 9463 # number of ReadExReq misses
system.l2c.ReadExReq_misses::5 9358 # number of ReadExReq misses
system.l2c.ReadExReq_misses::6 9360 # number of ReadExReq misses
system.l2c.ReadExReq_misses::7 9364 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 74902 # number of ReadExReq misses
system.l2c.ReadExReq_mshr_hits 557 # number of ReadExReq MSHR hits
system.l2c.ReadExReq_mshr_miss_latency 2973742186 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_rate::0 7.898959 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::1 8.004414 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::2 7.982927 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::3 7.956443 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::4 7.856388 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::5 7.944539 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::6 7.942842 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::7 7.939449 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 63.525961 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_misses 74345 # number of ReadExReq MSHR misses
system.l2c.ReadReq_accesses::0 17188 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::1 17330 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::2 17220 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::3 17498 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::4 17144 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::5 17272 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::6 17157 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::7 17383 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 138192 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_avg_miss_latency::0 401579.741645 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::1 391420.730324 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::2 401239.419831 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::3 391097.402445 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::4 398873.222746 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::5 393306.625187 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::6 405084.287645 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::7 395078.867991 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 3177680.297815 # average ReadReq miss latency
system.l2c.ReadReq_avg_mshr_miss_latency 40002.426325 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_hits::0 11293 # number of ReadReq hits
system.l2c.ReadReq_hits::1 11282 # number of ReadReq hits
system.l2c.ReadReq_hits::2 11320 # number of ReadReq hits
system.l2c.ReadReq_hits::3 11445 # number of ReadReq hits
system.l2c.ReadReq_hits::4 11209 # number of ReadReq hits
system.l2c.ReadReq_hits::5 11253 # number of ReadReq hits
system.l2c.ReadReq_hits::6 11313 # number of ReadReq hits
system.l2c.ReadReq_hits::7 11391 # number of ReadReq hits
system.l2c.ReadReq_hits::total 90506 # number of ReadReq hits
system.l2c.ReadReq_miss_latency 2367312577 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_rate::0 0.342972 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::1 0.348990 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::2 0.342625 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::3 0.345925 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::4 0.346185 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::5 0.348483 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::6 0.340619 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::7 0.344705 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 2.760504 # miss rate for ReadReq accesses
system.l2c.ReadReq_misses::0 5895 # number of ReadReq misses
system.l2c.ReadReq_misses::1 6048 # number of ReadReq misses
system.l2c.ReadReq_misses::2 5900 # number of ReadReq misses
system.l2c.ReadReq_misses::3 6053 # number of ReadReq misses
system.l2c.ReadReq_misses::4 5935 # number of ReadReq misses
system.l2c.ReadReq_misses::5 6019 # number of ReadReq misses
system.l2c.ReadReq_misses::6 5844 # number of ReadReq misses
system.l2c.ReadReq_misses::7 5992 # number of ReadReq misses
system.l2c.ReadReq_misses::total 47686 # number of ReadReq misses
system.l2c.ReadReq_mshr_hits 1069 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_miss_latency 1864793108 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_rate::0 2.712183 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::1 2.689960 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::2 2.707143 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::3 2.664133 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::4 2.719144 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::5 2.698993 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::6 2.717083 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::7 2.681758 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 21.590396 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_misses 46617 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_uncacheable_latency 3184396233 # number of ReadReq MSHR uncacheable cycles
system.l2c.UpgradeReq_accesses::0 2342 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::1 2293 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::2 2237 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::3 2252 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::4 2274 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::5 2351 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::6 2351 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::7 2359 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 18459 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_avg_miss_latency::0 217987.236123 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::1 222645.489315 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::2 228219.091194 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::3 226698.981794 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::4 224505.763852 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::5 217152.746491 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::6 217152.746491 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::7 216416.323442 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 1770778.378702 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency 40000.703945 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_miss_latency 510526107 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_rate::0 1 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::1 1 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::2 1 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::3 1 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::4 1 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::5 1 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::6 1 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::7 1 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 8 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_misses::0 2342 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::1 2293 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::2 2237 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::3 2252 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::4 2274 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::5 2351 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::6 2351 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::7 2359 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 18459 # number of UpgradeReq misses
system.l2c.UpgradeReq_mshr_hits 57 # number of UpgradeReq MSHR hits
system.l2c.UpgradeReq_mshr_miss_latency 736092954 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_rate::0 7.857387 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::1 8.025294 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::2 8.226196 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::3 8.171403 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::4 8.092348 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::5 7.827308 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::6 7.827308 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::7 7.800763 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 63.828007 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_misses 18402 # number of UpgradeReq MSHR misses
system.l2c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_mshr_uncacheable_latency 1720878838 # number of WriteReq MSHR uncacheable cycles
system.l2c.Writeback_accesses::0 86764 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 86764 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_hits::0 86764 # number of Writeback hits
system.l2c.Writeback_hits::total 86764 # number of Writeback hits
system.l2c.avg_blocked_cycles::no_mshrs 6575.500000 # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.l2c.avg_refs 2.025850 # Average number of references to valid blocks.
system.l2c.blocked::no_mshrs 22 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_mshrs 144661 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.demand_accesses::0 26600 # number of demand (read+write) accesses
system.l2c.demand_accesses::1 26618 # number of demand (read+write) accesses
system.l2c.demand_accesses::2 26533 # number of demand (read+write) accesses
system.l2c.demand_accesses::3 26842 # number of demand (read+write) accesses
system.l2c.demand_accesses::4 26607 # number of demand (read+write) accesses
system.l2c.demand_accesses::5 26630 # number of demand (read+write) accesses
system.l2c.demand_accesses::6 26517 # number of demand (read+write) accesses
system.l2c.demand_accesses::7 26747 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 213094 # number of demand (read+write) accesses
system.l2c.demand_avg_miss_latency::0 398760.755929 # average overall miss latency
system.l2c.demand_avg_miss_latency::1 398006.709116 # average overall miss latency
system.l2c.demand_avg_miss_latency::2 401224.669099 # average overall miss latency
system.l2c.demand_avg_miss_latency::3 396429.881860 # average overall miss latency
system.l2c.demand_avg_miss_latency::4 396404.136316 # average overall miss latency
system.l2c.demand_avg_miss_latency::5 396945.495935 # average overall miss latency
system.l2c.demand_avg_miss_latency::6 401462.173836 # average overall miss latency
system.l2c.demand_avg_miss_latency::7 397488.336220 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 3186722.158311 # average overall miss latency
system.l2c.demand_avg_mshr_miss_latency 40000.457119 # average overall mshr miss latency
system.l2c.demand_hits::0 11293 # number of demand (read+write) hits
system.l2c.demand_hits::1 11282 # number of demand (read+write) hits
system.l2c.demand_hits::2 11320 # number of demand (read+write) hits
system.l2c.demand_hits::3 11445 # number of demand (read+write) hits
system.l2c.demand_hits::4 11209 # number of demand (read+write) hits
system.l2c.demand_hits::5 11253 # number of demand (read+write) hits
system.l2c.demand_hits::6 11313 # number of demand (read+write) hits
system.l2c.demand_hits::7 11391 # number of demand (read+write) hits
system.l2c.demand_hits::total 90506 # number of demand (read+write) hits
system.l2c.demand_miss_latency 6103830891 # number of demand (read+write) miss cycles
system.l2c.demand_miss_rate::0 0.575451 # miss rate for demand accesses
system.l2c.demand_miss_rate::1 0.576151 # miss rate for demand accesses
system.l2c.demand_miss_rate::2 0.573361 # miss rate for demand accesses
system.l2c.demand_miss_rate::3 0.573616 # miss rate for demand accesses
system.l2c.demand_miss_rate::4 0.578720 # miss rate for demand accesses
system.l2c.demand_miss_rate::5 0.577431 # miss rate for demand accesses
system.l2c.demand_miss_rate::6 0.573368 # miss rate for demand accesses
system.l2c.demand_miss_rate::7 0.574120 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 4.602220 # miss rate for demand accesses
system.l2c.demand_misses::0 15307 # number of demand (read+write) misses
system.l2c.demand_misses::1 15336 # number of demand (read+write) misses
system.l2c.demand_misses::2 15213 # number of demand (read+write) misses
system.l2c.demand_misses::3 15397 # number of demand (read+write) misses
system.l2c.demand_misses::4 15398 # number of demand (read+write) misses
system.l2c.demand_misses::5 15377 # number of demand (read+write) misses
system.l2c.demand_misses::6 15204 # number of demand (read+write) misses
system.l2c.demand_misses::7 15356 # number of demand (read+write) misses
system.l2c.demand_misses::total 122588 # number of demand (read+write) misses
system.l2c.demand_mshr_hits 1626 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_miss_latency 4838535294 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_rate::0 4.547444 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::1 4.544368 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::2 4.558927 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::3 4.506445 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::4 4.546247 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::5 4.542321 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::6 4.561677 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::7 4.522451 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 36.329880 # mshr miss rate for demand accesses
system.l2c.demand_mshr_misses 120962 # number of demand (read+write) MSHR misses
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.mshr_cap_events 0 # number of times MSHR cap was activated
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.l2c.occ_%::0 0.025853 # Average percentage of cache occupancy
system.l2c.occ_%::1 0.026694 # Average percentage of cache occupancy
system.l2c.occ_%::2 0.026105 # Average percentage of cache occupancy
system.l2c.occ_%::3 0.026914 # Average percentage of cache occupancy
system.l2c.occ_%::4 0.026038 # Average percentage of cache occupancy
system.l2c.occ_%::5 0.026270 # Average percentage of cache occupancy
system.l2c.occ_%::6 0.025331 # Average percentage of cache occupancy
system.l2c.occ_%::7 0.026254 # Average percentage of cache occupancy
system.l2c.occ_%::8 0.409154 # Average percentage of cache occupancy
system.l2c.occ_blocks::0 26.473544 # Average occupied blocks per context
system.l2c.occ_blocks::1 27.334486 # Average occupied blocks per context
system.l2c.occ_blocks::2 26.731121 # Average occupied blocks per context
system.l2c.occ_blocks::3 27.560151 # Average occupied blocks per context
system.l2c.occ_blocks::4 26.663054 # Average occupied blocks per context
system.l2c.occ_blocks::5 26.900488 # Average occupied blocks per context
system.l2c.occ_blocks::6 25.938523 # Average occupied blocks per context
system.l2c.occ_blocks::7 26.884287 # Average occupied blocks per context
system.l2c.occ_blocks::8 418.973617 # Average occupied blocks per context
system.l2c.overall_accesses::0 26600 # number of overall (read+write) accesses
system.l2c.overall_accesses::1 26618 # number of overall (read+write) accesses
system.l2c.overall_accesses::2 26533 # number of overall (read+write) accesses
system.l2c.overall_accesses::3 26842 # number of overall (read+write) accesses
system.l2c.overall_accesses::4 26607 # number of overall (read+write) accesses
system.l2c.overall_accesses::5 26630 # number of overall (read+write) accesses
system.l2c.overall_accesses::6 26517 # number of overall (read+write) accesses
system.l2c.overall_accesses::7 26747 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 213094 # number of overall (read+write) accesses
system.l2c.overall_avg_miss_latency::0 398760.755929 # average overall miss latency
system.l2c.overall_avg_miss_latency::1 398006.709116 # average overall miss latency
system.l2c.overall_avg_miss_latency::2 401224.669099 # average overall miss latency
system.l2c.overall_avg_miss_latency::3 396429.881860 # average overall miss latency
system.l2c.overall_avg_miss_latency::4 396404.136316 # average overall miss latency
system.l2c.overall_avg_miss_latency::5 396945.495935 # average overall miss latency
system.l2c.overall_avg_miss_latency::6 401462.173836 # average overall miss latency
system.l2c.overall_avg_miss_latency::7 397488.336220 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 3186722.158311 # average overall miss latency
system.l2c.overall_avg_mshr_miss_latency 40000.457119 # average overall mshr miss latency
system.l2c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.l2c.overall_hits::0 11293 # number of overall hits
system.l2c.overall_hits::1 11282 # number of overall hits
system.l2c.overall_hits::2 11320 # number of overall hits
system.l2c.overall_hits::3 11445 # number of overall hits
system.l2c.overall_hits::4 11209 # number of overall hits
system.l2c.overall_hits::5 11253 # number of overall hits
system.l2c.overall_hits::6 11313 # number of overall hits
system.l2c.overall_hits::7 11391 # number of overall hits
system.l2c.overall_hits::total 90506 # number of overall hits
system.l2c.overall_miss_latency 6103830891 # number of overall miss cycles
system.l2c.overall_miss_rate::0 0.575451 # miss rate for overall accesses
system.l2c.overall_miss_rate::1 0.576151 # miss rate for overall accesses
system.l2c.overall_miss_rate::2 0.573361 # miss rate for overall accesses
system.l2c.overall_miss_rate::3 0.573616 # miss rate for overall accesses
system.l2c.overall_miss_rate::4 0.578720 # miss rate for overall accesses
system.l2c.overall_miss_rate::5 0.577431 # miss rate for overall accesses
system.l2c.overall_miss_rate::6 0.573368 # miss rate for overall accesses
system.l2c.overall_miss_rate::7 0.574120 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 4.602220 # miss rate for overall accesses
system.l2c.overall_misses::0 15307 # number of overall misses
system.l2c.overall_misses::1 15336 # number of overall misses
system.l2c.overall_misses::2 15213 # number of overall misses
system.l2c.overall_misses::3 15397 # number of overall misses
system.l2c.overall_misses::4 15398 # number of overall misses
system.l2c.overall_misses::5 15377 # number of overall misses
system.l2c.overall_misses::6 15204 # number of overall misses
system.l2c.overall_misses::7 15356 # number of overall misses
system.l2c.overall_misses::total 122588 # number of overall misses
system.l2c.overall_mshr_hits 1626 # number of overall MSHR hits
system.l2c.overall_mshr_miss_latency 4838535294 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_rate::0 4.547444 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::1 4.544368 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::2 4.558927 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::3 4.506445 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::4 4.546247 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::5 4.542321 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::6 4.561677 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::7 4.522451 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 36.329880 # mshr miss rate for overall accesses
system.l2c.overall_mshr_misses 120962 # number of overall MSHR misses
system.l2c.overall_mshr_uncacheable_latency 4905275071 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.l2c.replacements 72848 # number of replacements
system.l2c.sampled_refs 73502 # Sample count of references to valid blocks.
system.l2c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.l2c.tagsinuse 633.459270 # Cycle average of tags in use
system.l2c.total_refs 148904 # Total number of references to valid blocks.
system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.l2c.writebacks 46916 # number of writebacks
---------- End Simulation Statistics ----------
|