blob: b7210d154c6b02c249bc35f4d5783d5d77f9ccc1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
|
---------- Begin Simulation Statistics ----------
host_mem_usage 318132 # Number of bytes of host memory used
host_seconds 165.43 # Real time elapsed on the host
host_tick_rate 1625594 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_seconds 0.000269 # Number of seconds simulated
sim_ticks 268915439 # Number of ticks simulated
system.cpu0.l1c.ReadReq_accesses 45059 # number of ReadReq accesses(hits+misses)
system.cpu0.l1c.ReadReq_avg_miss_latency 34819.869819 # average ReadReq miss latency
system.cpu0.l1c.ReadReq_avg_mshr_miss_latency 33816.053743 # average ReadReq mshr miss latency
system.cpu0.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu0.l1c.ReadReq_hits 7473 # number of ReadReq hits
system.cpu0.l1c.ReadReq_miss_latency 1308739627 # number of ReadReq miss cycles
system.cpu0.l1c.ReadReq_miss_rate 0.834151 # miss rate for ReadReq accesses
system.cpu0.l1c.ReadReq_misses 37586 # number of ReadReq misses
system.cpu0.l1c.ReadReq_mshr_miss_latency 1271010196 # number of ReadReq MSHR miss cycles
system.cpu0.l1c.ReadReq_mshr_miss_rate 0.834151 # mshr miss rate for ReadReq accesses
system.cpu0.l1c.ReadReq_mshr_misses 37586 # number of ReadReq MSHR misses
system.cpu0.l1c.ReadReq_mshr_uncacheable_latency 815633156 # number of ReadReq MSHR uncacheable cycles
system.cpu0.l1c.WriteReq_accesses 24310 # number of WriteReq accesses(hits+misses)
system.cpu0.l1c.WriteReq_avg_miss_latency 48931.121563 # average WriteReq miss latency
system.cpu0.l1c.WriteReq_avg_mshr_miss_latency 47927.206055 # average WriteReq mshr miss latency
system.cpu0.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu0.l1c.WriteReq_hits 923 # number of WriteReq hits
system.cpu0.l1c.WriteReq_miss_latency 1144352140 # number of WriteReq miss cycles
system.cpu0.l1c.WriteReq_miss_rate 0.962032 # miss rate for WriteReq accesses
system.cpu0.l1c.WriteReq_misses 23387 # number of WriteReq misses
system.cpu0.l1c.WriteReq_mshr_miss_latency 1120873568 # number of WriteReq MSHR miss cycles
system.cpu0.l1c.WriteReq_mshr_miss_rate 0.962032 # mshr miss rate for WriteReq accesses
system.cpu0.l1c.WriteReq_mshr_misses 23387 # number of WriteReq MSHR misses
system.cpu0.l1c.WriteReq_mshr_uncacheable_latency 545355496 # number of WriteReq MSHR uncacheable cycles
system.cpu0.l1c.avg_blocked_cycles::no_mshrs 3751.801399 # average number of cycles each access was blocked
system.cpu0.l1c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu0.l1c.avg_refs 0.403583 # Average number of references to valid blocks.
system.cpu0.l1c.blocked::no_mshrs 69894 # number of cycles access was blocked
system.cpu0.l1c.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.l1c.blocked_cycles::no_mshrs 262228407 # number of cycles access was blocked
system.cpu0.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.l1c.cache_copies 0 # number of cache copies performed
system.cpu0.l1c.demand_accesses 69369 # number of demand (read+write) accesses
system.cpu0.l1c.demand_avg_miss_latency 40232.426927 # average overall miss latency
system.cpu0.l1c.demand_avg_mshr_miss_latency 39228.572713 # average overall mshr miss latency
system.cpu0.l1c.demand_hits 8396 # number of demand (read+write) hits
system.cpu0.l1c.demand_miss_latency 2453091767 # number of demand (read+write) miss cycles
system.cpu0.l1c.demand_miss_rate 0.878966 # miss rate for demand accesses
system.cpu0.l1c.demand_misses 60973 # number of demand (read+write) misses
system.cpu0.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu0.l1c.demand_mshr_miss_latency 2391883764 # number of demand (read+write) MSHR miss cycles
system.cpu0.l1c.demand_mshr_miss_rate 0.878966 # mshr miss rate for demand accesses
system.cpu0.l1c.demand_mshr_misses 60973 # number of demand (read+write) MSHR misses
system.cpu0.l1c.fast_writes 0 # number of fast writes performed
system.cpu0.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu0.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.l1c.occ_%::0 0.675041 # Average percentage of cache occupancy
system.cpu0.l1c.occ_%::1 -0.003803 # Average percentage of cache occupancy
system.cpu0.l1c.occ_blocks::0 345.621031 # Average occupied blocks per context
system.cpu0.l1c.occ_blocks::1 -1.947349 # Average occupied blocks per context
system.cpu0.l1c.overall_accesses 69369 # number of overall (read+write) accesses
system.cpu0.l1c.overall_avg_miss_latency 40232.426927 # average overall miss latency
system.cpu0.l1c.overall_avg_mshr_miss_latency 39228.572713 # average overall mshr miss latency
system.cpu0.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu0.l1c.overall_hits 8396 # number of overall hits
system.cpu0.l1c.overall_miss_latency 2453091767 # number of overall miss cycles
system.cpu0.l1c.overall_miss_rate 0.878966 # miss rate for overall accesses
system.cpu0.l1c.overall_misses 60973 # number of overall misses
system.cpu0.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu0.l1c.overall_mshr_miss_latency 2391883764 # number of overall MSHR miss cycles
system.cpu0.l1c.overall_mshr_miss_rate 0.878966 # mshr miss rate for overall accesses
system.cpu0.l1c.overall_mshr_misses 60973 # number of overall MSHR misses
system.cpu0.l1c.overall_mshr_uncacheable_latency 1360988652 # number of overall MSHR uncacheable cycles
system.cpu0.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu0.l1c.replacements 28139 # number of replacements
system.cpu0.l1c.sampled_refs 28470 # Sample count of references to valid blocks.
system.cpu0.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu0.l1c.tagsinuse 343.673683 # Cycle average of tags in use
system.cpu0.l1c.total_refs 11490 # Total number of references to valid blocks.
system.cpu0.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu0.l1c.writebacks 11130 # number of writebacks
system.cpu0.num_copies 0 # number of copy accesses completed
system.cpu0.num_reads 100000 # number of read accesses completed
system.cpu0.num_writes 54239 # number of write accesses completed
system.cpu1.l1c.ReadReq_accesses 44687 # number of ReadReq accesses(hits+misses)
system.cpu1.l1c.ReadReq_avg_miss_latency 35015.303210 # average ReadReq miss latency
system.cpu1.l1c.ReadReq_avg_mshr_miss_latency 34011.435353 # average ReadReq mshr miss latency
system.cpu1.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu1.l1c.ReadReq_hits 7462 # number of ReadReq hits
system.cpu1.l1c.ReadReq_miss_latency 1303444662 # number of ReadReq miss cycles
system.cpu1.l1c.ReadReq_miss_rate 0.833016 # miss rate for ReadReq accesses
system.cpu1.l1c.ReadReq_misses 37225 # number of ReadReq misses
system.cpu1.l1c.ReadReq_mshr_miss_latency 1266075681 # number of ReadReq MSHR miss cycles
system.cpu1.l1c.ReadReq_mshr_miss_rate 0.833016 # mshr miss rate for ReadReq accesses
system.cpu1.l1c.ReadReq_mshr_misses 37225 # number of ReadReq MSHR misses
system.cpu1.l1c.ReadReq_mshr_uncacheable_latency 822702802 # number of ReadReq MSHR uncacheable cycles
system.cpu1.l1c.WriteReq_accesses 24166 # number of WriteReq accesses(hits+misses)
system.cpu1.l1c.WriteReq_avg_miss_latency 49419.242444 # average WriteReq miss latency
system.cpu1.l1c.WriteReq_avg_mshr_miss_latency 48415.543957 # average WriteReq mshr miss latency
system.cpu1.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu1.l1c.WriteReq_hits 973 # number of WriteReq hits
system.cpu1.l1c.WriteReq_miss_latency 1146180490 # number of WriteReq miss cycles
system.cpu1.l1c.WriteReq_miss_rate 0.959737 # miss rate for WriteReq accesses
system.cpu1.l1c.WriteReq_misses 23193 # number of WriteReq misses
system.cpu1.l1c.WriteReq_mshr_miss_latency 1122901711 # number of WriteReq MSHR miss cycles
system.cpu1.l1c.WriteReq_mshr_miss_rate 0.959737 # mshr miss rate for WriteReq accesses
system.cpu1.l1c.WriteReq_mshr_misses 23193 # number of WriteReq MSHR misses
system.cpu1.l1c.WriteReq_mshr_uncacheable_latency 528019968 # number of WriteReq MSHR uncacheable cycles
system.cpu1.l1c.avg_blocked_cycles::no_mshrs 3787.291600 # average number of cycles each access was blocked
system.cpu1.l1c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu1.l1c.avg_refs 0.411354 # Average number of references to valid blocks.
system.cpu1.l1c.blocked::no_mshrs 69537 # number of cycles access was blocked
system.cpu1.l1c.blocked::no_targets 0 # number of cycles access was blocked
system.cpu1.l1c.blocked_cycles::no_mshrs 263356896 # number of cycles access was blocked
system.cpu1.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.l1c.cache_copies 0 # number of cache copies performed
system.cpu1.l1c.demand_accesses 68853 # number of demand (read+write) accesses
system.cpu1.l1c.demand_avg_miss_latency 40544.624979 # average overall miss latency
system.cpu1.l1c.demand_avg_mshr_miss_latency 39540.822139 # average overall mshr miss latency
system.cpu1.l1c.demand_hits 8435 # number of demand (read+write) hits
system.cpu1.l1c.demand_miss_latency 2449625152 # number of demand (read+write) miss cycles
system.cpu1.l1c.demand_miss_rate 0.877493 # miss rate for demand accesses
system.cpu1.l1c.demand_misses 60418 # number of demand (read+write) misses
system.cpu1.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu1.l1c.demand_mshr_miss_latency 2388977392 # number of demand (read+write) MSHR miss cycles
system.cpu1.l1c.demand_mshr_miss_rate 0.877493 # mshr miss rate for demand accesses
system.cpu1.l1c.demand_mshr_misses 60418 # number of demand (read+write) MSHR misses
system.cpu1.l1c.fast_writes 0 # number of fast writes performed
system.cpu1.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu1.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.l1c.occ_%::0 0.676775 # Average percentage of cache occupancy
system.cpu1.l1c.occ_%::1 -0.003496 # Average percentage of cache occupancy
system.cpu1.l1c.occ_blocks::0 346.508789 # Average occupied blocks per context
system.cpu1.l1c.occ_blocks::1 -1.790088 # Average occupied blocks per context
system.cpu1.l1c.overall_accesses 68853 # number of overall (read+write) accesses
system.cpu1.l1c.overall_avg_miss_latency 40544.624979 # average overall miss latency
system.cpu1.l1c.overall_avg_mshr_miss_latency 39540.822139 # average overall mshr miss latency
system.cpu1.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu1.l1c.overall_hits 8435 # number of overall hits
system.cpu1.l1c.overall_miss_latency 2449625152 # number of overall miss cycles
system.cpu1.l1c.overall_miss_rate 0.877493 # miss rate for overall accesses
system.cpu1.l1c.overall_misses 60418 # number of overall misses
system.cpu1.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu1.l1c.overall_mshr_miss_latency 2388977392 # number of overall MSHR miss cycles
system.cpu1.l1c.overall_mshr_miss_rate 0.877493 # mshr miss rate for overall accesses
system.cpu1.l1c.overall_mshr_misses 60418 # number of overall MSHR misses
system.cpu1.l1c.overall_mshr_uncacheable_latency 1350722770 # number of overall MSHR uncacheable cycles
system.cpu1.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu1.l1c.replacements 27721 # number of replacements
system.cpu1.l1c.sampled_refs 28078 # Sample count of references to valid blocks.
system.cpu1.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu1.l1c.tagsinuse 344.718702 # Cycle average of tags in use
system.cpu1.l1c.total_refs 11550 # Total number of references to valid blocks.
system.cpu1.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu1.l1c.writebacks 10846 # number of writebacks
system.cpu1.num_copies 0 # number of copy accesses completed
system.cpu1.num_reads 99301 # number of read accesses completed
system.cpu1.num_writes 53586 # number of write accesses completed
system.cpu2.l1c.ReadReq_accesses 44547 # number of ReadReq accesses(hits+misses)
system.cpu2.l1c.ReadReq_avg_miss_latency 34955.945435 # average ReadReq miss latency
system.cpu2.l1c.ReadReq_avg_mshr_miss_latency 33952.104976 # average ReadReq mshr miss latency
system.cpu2.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu2.l1c.ReadReq_hits 7472 # number of ReadReq hits
system.cpu2.l1c.ReadReq_miss_latency 1295991677 # number of ReadReq miss cycles
system.cpu2.l1c.ReadReq_miss_rate 0.832267 # miss rate for ReadReq accesses
system.cpu2.l1c.ReadReq_misses 37075 # number of ReadReq misses
system.cpu2.l1c.ReadReq_mshr_miss_latency 1258774292 # number of ReadReq MSHR miss cycles
system.cpu2.l1c.ReadReq_mshr_miss_rate 0.832267 # mshr miss rate for ReadReq accesses
system.cpu2.l1c.ReadReq_mshr_misses 37075 # number of ReadReq MSHR misses
system.cpu2.l1c.ReadReq_mshr_uncacheable_latency 819117357 # number of ReadReq MSHR uncacheable cycles
system.cpu2.l1c.WriteReq_accesses 24285 # number of WriteReq accesses(hits+misses)
system.cpu2.l1c.WriteReq_avg_miss_latency 49434.988716 # average WriteReq miss latency
system.cpu2.l1c.WriteReq_avg_mshr_miss_latency 48431.115110 # average WriteReq mshr miss latency
system.cpu2.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu2.l1c.WriteReq_hits 890 # number of WriteReq hits
system.cpu2.l1c.WriteReq_miss_latency 1156531561 # number of WriteReq miss cycles
system.cpu2.l1c.WriteReq_miss_rate 0.963352 # miss rate for WriteReq accesses
system.cpu2.l1c.WriteReq_misses 23395 # number of WriteReq misses
system.cpu2.l1c.WriteReq_mshr_miss_latency 1133045938 # number of WriteReq MSHR miss cycles
system.cpu2.l1c.WriteReq_mshr_miss_rate 0.963352 # mshr miss rate for WriteReq accesses
system.cpu2.l1c.WriteReq_mshr_misses 23395 # number of WriteReq MSHR misses
system.cpu2.l1c.WriteReq_mshr_uncacheable_latency 539640321 # number of WriteReq MSHR uncacheable cycles
system.cpu2.l1c.avg_blocked_cycles::no_mshrs 3783.632237 # average number of cycles each access was blocked
system.cpu2.l1c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu2.l1c.avg_refs 0.410620 # Average number of references to valid blocks.
system.cpu2.l1c.blocked::no_mshrs 69474 # number of cycles access was blocked
system.cpu2.l1c.blocked::no_targets 0 # number of cycles access was blocked
system.cpu2.l1c.blocked_cycles::no_mshrs 262864066 # number of cycles access was blocked
system.cpu2.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu2.l1c.cache_copies 0 # number of cache copies performed
system.cpu2.l1c.demand_accesses 68832 # number of demand (read+write) accesses
system.cpu2.l1c.demand_avg_miss_latency 40557.685431 # average overall miss latency
system.cpu2.l1c.demand_avg_mshr_miss_latency 39553.832148 # average overall mshr miss latency
system.cpu2.l1c.demand_hits 8362 # number of demand (read+write) hits
system.cpu2.l1c.demand_miss_latency 2452523238 # number of demand (read+write) miss cycles
system.cpu2.l1c.demand_miss_rate 0.878516 # miss rate for demand accesses
system.cpu2.l1c.demand_misses 60470 # number of demand (read+write) misses
system.cpu2.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu2.l1c.demand_mshr_miss_latency 2391820230 # number of demand (read+write) MSHR miss cycles
system.cpu2.l1c.demand_mshr_miss_rate 0.878516 # mshr miss rate for demand accesses
system.cpu2.l1c.demand_mshr_misses 60470 # number of demand (read+write) MSHR misses
system.cpu2.l1c.fast_writes 0 # number of fast writes performed
system.cpu2.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu2.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu2.l1c.occ_%::0 0.676296 # Average percentage of cache occupancy
system.cpu2.l1c.occ_%::1 -0.006346 # Average percentage of cache occupancy
system.cpu2.l1c.occ_blocks::0 346.263302 # Average occupied blocks per context
system.cpu2.l1c.occ_blocks::1 -3.249085 # Average occupied blocks per context
system.cpu2.l1c.overall_accesses 68832 # number of overall (read+write) accesses
system.cpu2.l1c.overall_avg_miss_latency 40557.685431 # average overall miss latency
system.cpu2.l1c.overall_avg_mshr_miss_latency 39553.832148 # average overall mshr miss latency
system.cpu2.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu2.l1c.overall_hits 8362 # number of overall hits
system.cpu2.l1c.overall_miss_latency 2452523238 # number of overall miss cycles
system.cpu2.l1c.overall_miss_rate 0.878516 # miss rate for overall accesses
system.cpu2.l1c.overall_misses 60470 # number of overall misses
system.cpu2.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu2.l1c.overall_mshr_miss_latency 2391820230 # number of overall MSHR miss cycles
system.cpu2.l1c.overall_mshr_miss_rate 0.878516 # mshr miss rate for overall accesses
system.cpu2.l1c.overall_mshr_misses 60470 # number of overall MSHR misses
system.cpu2.l1c.overall_mshr_uncacheable_latency 1358757678 # number of overall MSHR uncacheable cycles
system.cpu2.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu2.l1c.replacements 27632 # number of replacements
system.cpu2.l1c.sampled_refs 27965 # Sample count of references to valid blocks.
system.cpu2.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu2.l1c.tagsinuse 343.014216 # Cycle average of tags in use
system.cpu2.l1c.total_refs 11483 # Total number of references to valid blocks.
system.cpu2.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu2.l1c.writebacks 10950 # number of writebacks
system.cpu2.num_copies 0 # number of copy accesses completed
system.cpu2.num_reads 99024 # number of read accesses completed
system.cpu2.num_writes 53903 # number of write accesses completed
system.cpu3.l1c.ReadReq_accesses 44938 # number of ReadReq accesses(hits+misses)
system.cpu3.l1c.ReadReq_avg_miss_latency 35061.175203 # average ReadReq miss latency
system.cpu3.l1c.ReadReq_avg_mshr_miss_latency 34057.333529 # average ReadReq mshr miss latency
system.cpu3.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu3.l1c.ReadReq_hits 7547 # number of ReadReq hits
system.cpu3.l1c.ReadReq_miss_latency 1310972402 # number of ReadReq miss cycles
system.cpu3.l1c.ReadReq_miss_rate 0.832058 # miss rate for ReadReq accesses
system.cpu3.l1c.ReadReq_misses 37391 # number of ReadReq misses
system.cpu3.l1c.ReadReq_mshr_miss_latency 1273437758 # number of ReadReq MSHR miss cycles
system.cpu3.l1c.ReadReq_mshr_miss_rate 0.832058 # mshr miss rate for ReadReq accesses
system.cpu3.l1c.ReadReq_mshr_misses 37391 # number of ReadReq MSHR misses
system.cpu3.l1c.ReadReq_mshr_uncacheable_latency 816852897 # number of ReadReq MSHR uncacheable cycles
system.cpu3.l1c.WriteReq_accesses 24061 # number of WriteReq accesses(hits+misses)
system.cpu3.l1c.WriteReq_avg_miss_latency 49509.483104 # average WriteReq miss latency
system.cpu3.l1c.WriteReq_avg_mshr_miss_latency 48505.611281 # average WriteReq mshr miss latency
system.cpu3.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu3.l1c.WriteReq_hits 890 # number of WriteReq hits
system.cpu3.l1c.WriteReq_miss_latency 1147184233 # number of WriteReq miss cycles
system.cpu3.l1c.WriteReq_miss_rate 0.963011 # miss rate for WriteReq accesses
system.cpu3.l1c.WriteReq_misses 23171 # number of WriteReq misses
system.cpu3.l1c.WriteReq_mshr_miss_latency 1123923519 # number of WriteReq MSHR miss cycles
system.cpu3.l1c.WriteReq_mshr_miss_rate 0.963011 # mshr miss rate for WriteReq accesses
system.cpu3.l1c.WriteReq_mshr_misses 23171 # number of WriteReq MSHR misses
system.cpu3.l1c.WriteReq_mshr_uncacheable_latency 515570726 # number of WriteReq MSHR uncacheable cycles
system.cpu3.l1c.avg_blocked_cycles::no_mshrs 3785.643263 # average number of cycles each access was blocked
system.cpu3.l1c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu3.l1c.avg_refs 0.410349 # Average number of references to valid blocks.
system.cpu3.l1c.blocked::no_mshrs 69704 # number of cycles access was blocked
system.cpu3.l1c.blocked::no_targets 0 # number of cycles access was blocked
system.cpu3.l1c.blocked_cycles::no_mshrs 263874478 # number of cycles access was blocked
system.cpu3.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu3.l1c.cache_copies 0 # number of cache copies performed
system.cpu3.l1c.demand_accesses 68999 # number of demand (read+write) accesses
system.cpu3.l1c.demand_avg_miss_latency 40589.092748 # average overall miss latency
system.cpu3.l1c.demand_avg_mshr_miss_latency 39585.239540 # average overall mshr miss latency
system.cpu3.l1c.demand_hits 8437 # number of demand (read+write) hits
system.cpu3.l1c.demand_miss_latency 2458156635 # number of demand (read+write) miss cycles
system.cpu3.l1c.demand_miss_rate 0.877723 # miss rate for demand accesses
system.cpu3.l1c.demand_misses 60562 # number of demand (read+write) misses
system.cpu3.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu3.l1c.demand_mshr_miss_latency 2397361277 # number of demand (read+write) MSHR miss cycles
system.cpu3.l1c.demand_mshr_miss_rate 0.877723 # mshr miss rate for demand accesses
system.cpu3.l1c.demand_mshr_misses 60562 # number of demand (read+write) MSHR misses
system.cpu3.l1c.fast_writes 0 # number of fast writes performed
system.cpu3.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu3.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu3.l1c.occ_%::0 0.678453 # Average percentage of cache occupancy
system.cpu3.l1c.occ_%::1 -0.001793 # Average percentage of cache occupancy
system.cpu3.l1c.occ_blocks::0 347.368052 # Average occupied blocks per context
system.cpu3.l1c.occ_blocks::1 -0.918043 # Average occupied blocks per context
system.cpu3.l1c.overall_accesses 68999 # number of overall (read+write) accesses
system.cpu3.l1c.overall_avg_miss_latency 40589.092748 # average overall miss latency
system.cpu3.l1c.overall_avg_mshr_miss_latency 39585.239540 # average overall mshr miss latency
system.cpu3.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu3.l1c.overall_hits 8437 # number of overall hits
system.cpu3.l1c.overall_miss_latency 2458156635 # number of overall miss cycles
system.cpu3.l1c.overall_miss_rate 0.877723 # miss rate for overall accesses
system.cpu3.l1c.overall_misses 60562 # number of overall misses
system.cpu3.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu3.l1c.overall_mshr_miss_latency 2397361277 # number of overall MSHR miss cycles
system.cpu3.l1c.overall_mshr_miss_rate 0.877723 # mshr miss rate for overall accesses
system.cpu3.l1c.overall_mshr_misses 60562 # number of overall MSHR misses
system.cpu3.l1c.overall_mshr_uncacheable_latency 1332423623 # number of overall MSHR uncacheable cycles
system.cpu3.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu3.l1c.replacements 27725 # number of replacements
system.cpu3.l1c.sampled_refs 28081 # Sample count of references to valid blocks.
system.cpu3.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu3.l1c.tagsinuse 346.450009 # Cycle average of tags in use
system.cpu3.l1c.total_refs 11523 # Total number of references to valid blocks.
system.cpu3.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu3.l1c.writebacks 10868 # number of writebacks
system.cpu3.num_copies 0 # number of copy accesses completed
system.cpu3.num_reads 99153 # number of read accesses completed
system.cpu3.num_writes 52976 # number of write accesses completed
system.cpu4.l1c.ReadReq_accesses 44765 # number of ReadReq accesses(hits+misses)
system.cpu4.l1c.ReadReq_avg_miss_latency 35099.574214 # average ReadReq miss latency
system.cpu4.l1c.ReadReq_avg_mshr_miss_latency 34095.652628 # average ReadReq mshr miss latency
system.cpu4.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu4.l1c.ReadReq_hits 7629 # number of ReadReq hits
system.cpu4.l1c.ReadReq_miss_latency 1303457788 # number of ReadReq miss cycles
system.cpu4.l1c.ReadReq_miss_rate 0.829577 # miss rate for ReadReq accesses
system.cpu4.l1c.ReadReq_misses 37136 # number of ReadReq misses
system.cpu4.l1c.ReadReq_mshr_miss_latency 1266176156 # number of ReadReq MSHR miss cycles
system.cpu4.l1c.ReadReq_mshr_miss_rate 0.829577 # mshr miss rate for ReadReq accesses
system.cpu4.l1c.ReadReq_mshr_misses 37136 # number of ReadReq MSHR misses
system.cpu4.l1c.ReadReq_mshr_uncacheable_latency 809090503 # number of ReadReq MSHR uncacheable cycles
system.cpu4.l1c.WriteReq_accesses 24303 # number of WriteReq accesses(hits+misses)
system.cpu4.l1c.WriteReq_avg_miss_latency 49401.057101 # average WriteReq miss latency
system.cpu4.l1c.WriteReq_avg_mshr_miss_latency 48397.098346 # average WriteReq mshr miss latency
system.cpu4.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu4.l1c.WriteReq_hits 906 # number of WriteReq hits
system.cpu4.l1c.WriteReq_miss_latency 1155836533 # number of WriteReq miss cycles
system.cpu4.l1c.WriteReq_miss_rate 0.962721 # miss rate for WriteReq accesses
system.cpu4.l1c.WriteReq_misses 23397 # number of WriteReq misses
system.cpu4.l1c.WriteReq_mshr_miss_latency 1132346910 # number of WriteReq MSHR miss cycles
system.cpu4.l1c.WriteReq_mshr_miss_rate 0.962721 # mshr miss rate for WriteReq accesses
system.cpu4.l1c.WriteReq_mshr_misses 23397 # number of WriteReq MSHR misses
system.cpu4.l1c.WriteReq_mshr_uncacheable_latency 535399356 # number of WriteReq MSHR uncacheable cycles
system.cpu4.l1c.avg_blocked_cycles::no_mshrs 3780.086099 # average number of cycles each access was blocked
system.cpu4.l1c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu4.l1c.avg_refs 0.418843 # Average number of references to valid blocks.
system.cpu4.l1c.blocked::no_mshrs 69350 # number of cycles access was blocked
system.cpu4.l1c.blocked::no_targets 0 # number of cycles access was blocked
system.cpu4.l1c.blocked_cycles::no_mshrs 262148971 # number of cycles access was blocked
system.cpu4.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu4.l1c.cache_copies 0 # number of cache copies performed
system.cpu4.l1c.demand_accesses 69068 # number of demand (read+write) accesses
system.cpu4.l1c.demand_avg_miss_latency 40627.332546 # average overall miss latency
system.cpu4.l1c.demand_avg_mshr_miss_latency 39623.396594 # average overall mshr miss latency
system.cpu4.l1c.demand_hits 8535 # number of demand (read+write) hits
system.cpu4.l1c.demand_miss_latency 2459294321 # number of demand (read+write) miss cycles
system.cpu4.l1c.demand_miss_rate 0.876426 # miss rate for demand accesses
system.cpu4.l1c.demand_misses 60533 # number of demand (read+write) misses
system.cpu4.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu4.l1c.demand_mshr_miss_latency 2398523066 # number of demand (read+write) MSHR miss cycles
system.cpu4.l1c.demand_mshr_miss_rate 0.876426 # mshr miss rate for demand accesses
system.cpu4.l1c.demand_mshr_misses 60533 # number of demand (read+write) MSHR misses
system.cpu4.l1c.fast_writes 0 # number of fast writes performed
system.cpu4.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu4.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu4.l1c.occ_%::0 0.676337 # Average percentage of cache occupancy
system.cpu4.l1c.occ_%::1 -0.001850 # Average percentage of cache occupancy
system.cpu4.l1c.occ_blocks::0 346.284781 # Average occupied blocks per context
system.cpu4.l1c.occ_blocks::1 -0.947285 # Average occupied blocks per context
system.cpu4.l1c.overall_accesses 69068 # number of overall (read+write) accesses
system.cpu4.l1c.overall_avg_miss_latency 40627.332546 # average overall miss latency
system.cpu4.l1c.overall_avg_mshr_miss_latency 39623.396594 # average overall mshr miss latency
system.cpu4.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu4.l1c.overall_hits 8535 # number of overall hits
system.cpu4.l1c.overall_miss_latency 2459294321 # number of overall miss cycles
system.cpu4.l1c.overall_miss_rate 0.876426 # miss rate for overall accesses
system.cpu4.l1c.overall_misses 60533 # number of overall misses
system.cpu4.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu4.l1c.overall_mshr_miss_latency 2398523066 # number of overall MSHR miss cycles
system.cpu4.l1c.overall_mshr_miss_rate 0.876426 # mshr miss rate for overall accesses
system.cpu4.l1c.overall_mshr_misses 60533 # number of overall MSHR misses
system.cpu4.l1c.overall_mshr_uncacheable_latency 1344489859 # number of overall MSHR uncacheable cycles
system.cpu4.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu4.l1c.replacements 27562 # number of replacements
system.cpu4.l1c.sampled_refs 27915 # Sample count of references to valid blocks.
system.cpu4.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu4.l1c.tagsinuse 345.337496 # Cycle average of tags in use
system.cpu4.l1c.total_refs 11692 # Total number of references to valid blocks.
system.cpu4.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu4.l1c.writebacks 10850 # number of writebacks
system.cpu4.num_copies 0 # number of copy accesses completed
system.cpu4.num_reads 99282 # number of read accesses completed
system.cpu4.num_writes 53764 # number of write accesses completed
system.cpu5.l1c.ReadReq_accesses 45167 # number of ReadReq accesses(hits+misses)
system.cpu5.l1c.ReadReq_avg_miss_latency 34969.384548 # average ReadReq miss latency
system.cpu5.l1c.ReadReq_avg_mshr_miss_latency 33965.516508 # average ReadReq mshr miss latency
system.cpu5.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu5.l1c.ReadReq_hits 7762 # number of ReadReq hits
system.cpu5.l1c.ReadReq_miss_latency 1308029829 # number of ReadReq miss cycles
system.cpu5.l1c.ReadReq_miss_rate 0.828149 # miss rate for ReadReq accesses
system.cpu5.l1c.ReadReq_misses 37405 # number of ReadReq misses
system.cpu5.l1c.ReadReq_mshr_miss_latency 1270480145 # number of ReadReq MSHR miss cycles
system.cpu5.l1c.ReadReq_mshr_miss_rate 0.828149 # mshr miss rate for ReadReq accesses
system.cpu5.l1c.ReadReq_mshr_misses 37405 # number of ReadReq MSHR misses
system.cpu5.l1c.ReadReq_mshr_uncacheable_latency 823463344 # number of ReadReq MSHR uncacheable cycles
system.cpu5.l1c.WriteReq_accesses 24274 # number of WriteReq accesses(hits+misses)
system.cpu5.l1c.WriteReq_avg_miss_latency 48866.153026 # average WriteReq miss latency
system.cpu5.l1c.WriteReq_avg_mshr_miss_latency 47862.280113 # average WriteReq mshr miss latency
system.cpu5.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu5.l1c.WriteReq_hits 912 # number of WriteReq hits
system.cpu5.l1c.WriteReq_miss_latency 1141611067 # number of WriteReq miss cycles
system.cpu5.l1c.WriteReq_miss_rate 0.962429 # miss rate for WriteReq accesses
system.cpu5.l1c.WriteReq_misses 23362 # number of WriteReq misses
system.cpu5.l1c.WriteReq_mshr_miss_latency 1118158588 # number of WriteReq MSHR miss cycles
system.cpu5.l1c.WriteReq_mshr_miss_rate 0.962429 # mshr miss rate for WriteReq accesses
system.cpu5.l1c.WriteReq_mshr_misses 23362 # number of WriteReq MSHR misses
system.cpu5.l1c.WriteReq_mshr_uncacheable_latency 529803827 # number of WriteReq MSHR uncacheable cycles
system.cpu5.l1c.avg_blocked_cycles::no_mshrs 3772.150399 # average number of cycles each access was blocked
system.cpu5.l1c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu5.l1c.avg_refs 0.412252 # Average number of references to valid blocks.
system.cpu5.l1c.blocked::no_mshrs 69914 # number of cycles access was blocked
system.cpu5.l1c.blocked::no_targets 0 # number of cycles access was blocked
system.cpu5.l1c.blocked_cycles::no_mshrs 263726123 # number of cycles access was blocked
system.cpu5.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu5.l1c.cache_copies 0 # number of cache copies performed
system.cpu5.l1c.demand_accesses 69441 # number of demand (read+write) accesses
system.cpu5.l1c.demand_avg_miss_latency 40312.026198 # average overall miss latency
system.cpu5.l1c.demand_avg_mshr_miss_latency 39308.156285 # average overall mshr miss latency
system.cpu5.l1c.demand_hits 8674 # number of demand (read+write) hits
system.cpu5.l1c.demand_miss_latency 2449640896 # number of demand (read+write) miss cycles
system.cpu5.l1c.demand_miss_rate 0.875088 # miss rate for demand accesses
system.cpu5.l1c.demand_misses 60767 # number of demand (read+write) misses
system.cpu5.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu5.l1c.demand_mshr_miss_latency 2388638733 # number of demand (read+write) MSHR miss cycles
system.cpu5.l1c.demand_mshr_miss_rate 0.875088 # mshr miss rate for demand accesses
system.cpu5.l1c.demand_mshr_misses 60767 # number of demand (read+write) MSHR misses
system.cpu5.l1c.fast_writes 0 # number of fast writes performed
system.cpu5.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu5.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu5.l1c.occ_%::0 0.679849 # Average percentage of cache occupancy
system.cpu5.l1c.occ_%::1 -0.004028 # Average percentage of cache occupancy
system.cpu5.l1c.occ_blocks::0 348.082504 # Average occupied blocks per context
system.cpu5.l1c.occ_blocks::1 -2.062462 # Average occupied blocks per context
system.cpu5.l1c.overall_accesses 69441 # number of overall (read+write) accesses
system.cpu5.l1c.overall_avg_miss_latency 40312.026198 # average overall miss latency
system.cpu5.l1c.overall_avg_mshr_miss_latency 39308.156285 # average overall mshr miss latency
system.cpu5.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu5.l1c.overall_hits 8674 # number of overall hits
system.cpu5.l1c.overall_miss_latency 2449640896 # number of overall miss cycles
system.cpu5.l1c.overall_miss_rate 0.875088 # miss rate for overall accesses
system.cpu5.l1c.overall_misses 60767 # number of overall misses
system.cpu5.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu5.l1c.overall_mshr_miss_latency 2388638733 # number of overall MSHR miss cycles
system.cpu5.l1c.overall_mshr_miss_rate 0.875088 # mshr miss rate for overall accesses
system.cpu5.l1c.overall_mshr_misses 60767 # number of overall MSHR misses
system.cpu5.l1c.overall_mshr_uncacheable_latency 1353267171 # number of overall MSHR uncacheable cycles
system.cpu5.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu5.l1c.replacements 28158 # number of replacements
system.cpu5.l1c.sampled_refs 28502 # Sample count of references to valid blocks.
system.cpu5.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu5.l1c.tagsinuse 346.020042 # Cycle average of tags in use
system.cpu5.l1c.total_refs 11750 # Total number of references to valid blocks.
system.cpu5.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu5.l1c.writebacks 11054 # number of writebacks
system.cpu5.num_copies 0 # number of copy accesses completed
system.cpu5.num_reads 99578 # number of read accesses completed
system.cpu5.num_writes 53795 # number of write accesses completed
system.cpu6.l1c.ReadReq_accesses 44697 # number of ReadReq accesses(hits+misses)
system.cpu6.l1c.ReadReq_avg_miss_latency 35164.953290 # average ReadReq miss latency
system.cpu6.l1c.ReadReq_avg_mshr_miss_latency 34161.031796 # average ReadReq mshr miss latency
system.cpu6.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu6.l1c.ReadReq_hits 7617 # number of ReadReq hits
system.cpu6.l1c.ReadReq_miss_latency 1303916468 # number of ReadReq miss cycles
system.cpu6.l1c.ReadReq_miss_rate 0.829586 # miss rate for ReadReq accesses
system.cpu6.l1c.ReadReq_misses 37080 # number of ReadReq misses
system.cpu6.l1c.ReadReq_mshr_miss_latency 1266691059 # number of ReadReq MSHR miss cycles
system.cpu6.l1c.ReadReq_mshr_miss_rate 0.829586 # mshr miss rate for ReadReq accesses
system.cpu6.l1c.ReadReq_mshr_misses 37080 # number of ReadReq MSHR misses
system.cpu6.l1c.ReadReq_mshr_uncacheable_latency 820775277 # number of ReadReq MSHR uncacheable cycles
system.cpu6.l1c.WriteReq_accesses 24304 # number of WriteReq accesses(hits+misses)
system.cpu6.l1c.WriteReq_avg_miss_latency 48948.902781 # average WriteReq miss latency
system.cpu6.l1c.WriteReq_avg_mshr_miss_latency 47945.115747 # average WriteReq mshr miss latency
system.cpu6.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu6.l1c.WriteReq_hits 934 # number of WriteReq hits
system.cpu6.l1c.WriteReq_miss_latency 1143935858 # number of WriteReq miss cycles
system.cpu6.l1c.WriteReq_miss_rate 0.961570 # miss rate for WriteReq accesses
system.cpu6.l1c.WriteReq_misses 23370 # number of WriteReq misses
system.cpu6.l1c.WriteReq_mshr_miss_latency 1120477355 # number of WriteReq MSHR miss cycles
system.cpu6.l1c.WriteReq_mshr_miss_rate 0.961570 # mshr miss rate for WriteReq accesses
system.cpu6.l1c.WriteReq_mshr_misses 23370 # number of WriteReq MSHR misses
system.cpu6.l1c.WriteReq_mshr_uncacheable_latency 526051093 # number of WriteReq MSHR uncacheable cycles
system.cpu6.l1c.avg_blocked_cycles::no_mshrs 3775.982019 # average number of cycles each access was blocked
system.cpu6.l1c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu6.l1c.avg_refs 0.415709 # Average number of references to valid blocks.
system.cpu6.l1c.blocked::no_mshrs 69517 # number of cycles access was blocked
system.cpu6.l1c.blocked::no_targets 0 # number of cycles access was blocked
system.cpu6.l1c.blocked_cycles::no_mshrs 262494942 # number of cycles access was blocked
system.cpu6.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu6.l1c.cache_copies 0 # number of cache copies performed
system.cpu6.l1c.demand_accesses 69001 # number of demand (read+write) accesses
system.cpu6.l1c.demand_avg_miss_latency 40493.835004 # average overall miss latency
system.cpu6.l1c.demand_avg_mshr_miss_latency 39489.965492 # average overall mshr miss latency
system.cpu6.l1c.demand_hits 8551 # number of demand (read+write) hits
system.cpu6.l1c.demand_miss_latency 2447852326 # number of demand (read+write) miss cycles
system.cpu6.l1c.demand_miss_rate 0.876074 # miss rate for demand accesses
system.cpu6.l1c.demand_misses 60450 # number of demand (read+write) misses
system.cpu6.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu6.l1c.demand_mshr_miss_latency 2387168414 # number of demand (read+write) MSHR miss cycles
system.cpu6.l1c.demand_mshr_miss_rate 0.876074 # mshr miss rate for demand accesses
system.cpu6.l1c.demand_mshr_misses 60450 # number of demand (read+write) MSHR misses
system.cpu6.l1c.fast_writes 0 # number of fast writes performed
system.cpu6.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu6.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu6.l1c.occ_%::0 0.675435 # Average percentage of cache occupancy
system.cpu6.l1c.occ_%::1 -0.006011 # Average percentage of cache occupancy
system.cpu6.l1c.occ_blocks::0 345.822577 # Average occupied blocks per context
system.cpu6.l1c.occ_blocks::1 -3.077398 # Average occupied blocks per context
system.cpu6.l1c.overall_accesses 69001 # number of overall (read+write) accesses
system.cpu6.l1c.overall_avg_miss_latency 40493.835004 # average overall miss latency
system.cpu6.l1c.overall_avg_mshr_miss_latency 39489.965492 # average overall mshr miss latency
system.cpu6.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu6.l1c.overall_hits 8551 # number of overall hits
system.cpu6.l1c.overall_miss_latency 2447852326 # number of overall miss cycles
system.cpu6.l1c.overall_miss_rate 0.876074 # miss rate for overall accesses
system.cpu6.l1c.overall_misses 60450 # number of overall misses
system.cpu6.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu6.l1c.overall_mshr_miss_latency 2387168414 # number of overall MSHR miss cycles
system.cpu6.l1c.overall_mshr_miss_rate 0.876074 # mshr miss rate for overall accesses
system.cpu6.l1c.overall_mshr_misses 60450 # number of overall MSHR misses
system.cpu6.l1c.overall_mshr_uncacheable_latency 1346826370 # number of overall MSHR uncacheable cycles
system.cpu6.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu6.l1c.replacements 27563 # number of replacements
system.cpu6.l1c.sampled_refs 27921 # Sample count of references to valid blocks.
system.cpu6.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu6.l1c.tagsinuse 342.745179 # Cycle average of tags in use
system.cpu6.l1c.total_refs 11607 # Total number of references to valid blocks.
system.cpu6.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu6.l1c.writebacks 10923 # number of writebacks
system.cpu6.num_copies 0 # number of copy accesses completed
system.cpu6.num_reads 99680 # number of read accesses completed
system.cpu6.num_writes 54175 # number of write accesses completed
system.cpu7.l1c.ReadReq_accesses 44716 # number of ReadReq accesses(hits+misses)
system.cpu7.l1c.ReadReq_avg_miss_latency 35110.555319 # average ReadReq miss latency
system.cpu7.l1c.ReadReq_avg_mshr_miss_latency 34106.579783 # average ReadReq mshr miss latency
system.cpu7.l1c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.cpu7.l1c.ReadReq_hits 7559 # number of ReadReq hits
system.cpu7.l1c.ReadReq_miss_latency 1304602904 # number of ReadReq miss cycles
system.cpu7.l1c.ReadReq_miss_rate 0.830955 # miss rate for ReadReq accesses
system.cpu7.l1c.ReadReq_misses 37157 # number of ReadReq misses
system.cpu7.l1c.ReadReq_mshr_miss_latency 1267298185 # number of ReadReq MSHR miss cycles
system.cpu7.l1c.ReadReq_mshr_miss_rate 0.830955 # mshr miss rate for ReadReq accesses
system.cpu7.l1c.ReadReq_mshr_misses 37157 # number of ReadReq MSHR misses
system.cpu7.l1c.ReadReq_mshr_uncacheable_latency 815723673 # number of ReadReq MSHR uncacheable cycles
system.cpu7.l1c.WriteReq_accesses 24205 # number of WriteReq accesses(hits+misses)
system.cpu7.l1c.WriteReq_avg_miss_latency 49444.663145 # average WriteReq miss latency
system.cpu7.l1c.WriteReq_avg_mshr_miss_latency 48440.833956 # average WriteReq mshr miss latency
system.cpu7.l1c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.cpu7.l1c.WriteReq_hits 922 # number of WriteReq hits
system.cpu7.l1c.WriteReq_miss_latency 1151220092 # number of WriteReq miss cycles
system.cpu7.l1c.WriteReq_miss_rate 0.961909 # miss rate for WriteReq accesses
system.cpu7.l1c.WriteReq_misses 23283 # number of WriteReq misses
system.cpu7.l1c.WriteReq_mshr_miss_latency 1127847937 # number of WriteReq MSHR miss cycles
system.cpu7.l1c.WriteReq_mshr_miss_rate 0.961909 # mshr miss rate for WriteReq accesses
system.cpu7.l1c.WriteReq_mshr_misses 23283 # number of WriteReq MSHR misses
system.cpu7.l1c.WriteReq_mshr_uncacheable_latency 536405254 # number of WriteReq MSHR uncacheable cycles
system.cpu7.l1c.avg_blocked_cycles::no_mshrs 3782.889997 # average number of cycles each access was blocked
system.cpu7.l1c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu7.l1c.avg_refs 0.414017 # Average number of references to valid blocks.
system.cpu7.l1c.blocked::no_mshrs 69498 # number of cycles access was blocked
system.cpu7.l1c.blocked::no_targets 0 # number of cycles access was blocked
system.cpu7.l1c.blocked_cycles::no_mshrs 262903289 # number of cycles access was blocked
system.cpu7.l1c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu7.l1c.cache_copies 0 # number of cache copies performed
system.cpu7.l1c.demand_accesses 68921 # number of demand (read+write) accesses
system.cpu7.l1c.demand_avg_miss_latency 40632.412244 # average overall miss latency
system.cpu7.l1c.demand_avg_mshr_miss_latency 39628.493084 # average overall mshr miss latency
system.cpu7.l1c.demand_hits 8481 # number of demand (read+write) hits
system.cpu7.l1c.demand_miss_latency 2455822996 # number of demand (read+write) miss cycles
system.cpu7.l1c.demand_miss_rate 0.876946 # miss rate for demand accesses
system.cpu7.l1c.demand_misses 60440 # number of demand (read+write) misses
system.cpu7.l1c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu7.l1c.demand_mshr_miss_latency 2395146122 # number of demand (read+write) MSHR miss cycles
system.cpu7.l1c.demand_mshr_miss_rate 0.876946 # mshr miss rate for demand accesses
system.cpu7.l1c.demand_mshr_misses 60440 # number of demand (read+write) MSHR misses
system.cpu7.l1c.fast_writes 0 # number of fast writes performed
system.cpu7.l1c.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu7.l1c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu7.l1c.occ_%::0 0.676947 # Average percentage of cache occupancy
system.cpu7.l1c.occ_%::1 -0.001736 # Average percentage of cache occupancy
system.cpu7.l1c.occ_blocks::0 346.596700 # Average occupied blocks per context
system.cpu7.l1c.occ_blocks::1 -0.888916 # Average occupied blocks per context
system.cpu7.l1c.overall_accesses 68921 # number of overall (read+write) accesses
system.cpu7.l1c.overall_avg_miss_latency 40632.412244 # average overall miss latency
system.cpu7.l1c.overall_avg_mshr_miss_latency 39628.493084 # average overall mshr miss latency
system.cpu7.l1c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.cpu7.l1c.overall_hits 8481 # number of overall hits
system.cpu7.l1c.overall_miss_latency 2455822996 # number of overall miss cycles
system.cpu7.l1c.overall_miss_rate 0.876946 # miss rate for overall accesses
system.cpu7.l1c.overall_misses 60440 # number of overall misses
system.cpu7.l1c.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu7.l1c.overall_mshr_miss_latency 2395146122 # number of overall MSHR miss cycles
system.cpu7.l1c.overall_mshr_miss_rate 0.876946 # mshr miss rate for overall accesses
system.cpu7.l1c.overall_mshr_misses 60440 # number of overall MSHR misses
system.cpu7.l1c.overall_mshr_uncacheable_latency 1352128927 # number of overall MSHR uncacheable cycles
system.cpu7.l1c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu7.l1c.replacements 27627 # number of replacements
system.cpu7.l1c.sampled_refs 27994 # Sample count of references to valid blocks.
system.cpu7.l1c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu7.l1c.tagsinuse 345.707784 # Cycle average of tags in use
system.cpu7.l1c.total_refs 11590 # Total number of references to valid blocks.
system.cpu7.l1c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu7.l1c.writebacks 10984 # number of writebacks
system.cpu7.num_copies 0 # number of copy accesses completed
system.cpu7.num_reads 99634 # number of read accesses completed
system.cpu7.num_writes 53744 # number of write accesses completed
system.l2c.ReadExReq_accesses::0 9360 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::1 9426 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::2 9454 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::3 9421 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::4 9377 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::5 9282 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::6 9385 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::7 9437 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 75142 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_avg_miss_latency::0 400291.554701 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::1 397488.749417 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::2 396311.503279 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::3 397699.708311 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::4 399565.847499 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::5 403655.349278 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::6 399225.247949 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::7 397025.426725 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 3191263.387158 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency 39995.605218 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_miss_latency 3746728952 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_rate::0 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::1 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::2 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::3 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::4 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::5 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::6 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::7 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 8 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_misses::0 9360 # number of ReadExReq misses
system.l2c.ReadExReq_misses::1 9426 # number of ReadExReq misses
system.l2c.ReadExReq_misses::2 9454 # number of ReadExReq misses
system.l2c.ReadExReq_misses::3 9421 # number of ReadExReq misses
system.l2c.ReadExReq_misses::4 9377 # number of ReadExReq misses
system.l2c.ReadExReq_misses::5 9282 # number of ReadExReq misses
system.l2c.ReadExReq_misses::6 9385 # number of ReadExReq misses
system.l2c.ReadExReq_misses::7 9437 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 75142 # number of ReadExReq misses
system.l2c.ReadExReq_mshr_hits 587 # number of ReadExReq MSHR hits
system.l2c.ReadExReq_mshr_miss_latency 2981872347 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_rate::0 7.965278 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::1 7.909506 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::2 7.886080 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::3 7.913703 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::4 7.950837 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::5 8.032213 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::6 7.944060 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::7 7.900286 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 63.501963 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_misses 74555 # number of ReadExReq MSHR misses
system.l2c.ReadReq_accesses::0 17364 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::1 17185 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::2 17073 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::3 17340 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::4 17244 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::5 17349 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::6 17201 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::7 17166 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 137922 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_avg_miss_latency::0 396394.393314 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::1 396328.481377 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::2 399048.968190 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::3 396065.052675 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::4 402281.769958 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::5 398581.854013 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::6 391254.019534 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::7 397187.049992 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 3177141.589053 # average ReadReq miss latency
system.l2c.ReadReq_avg_mshr_miss_latency 39996.564362 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_hits::0 11351 # number of ReadReq hits
system.l2c.ReadReq_hits::1 11171 # number of ReadReq hits
system.l2c.ReadReq_hits::2 11100 # number of ReadReq hits
system.l2c.ReadReq_hits::3 11322 # number of ReadReq hits
system.l2c.ReadReq_hits::4 11319 # number of ReadReq hits
system.l2c.ReadReq_hits::5 11369 # number of ReadReq hits
system.l2c.ReadReq_hits::6 11109 # number of ReadReq hits
system.l2c.ReadReq_hits::7 11165 # number of ReadReq hits
system.l2c.ReadReq_hits::total 89906 # number of ReadReq hits
system.l2c.ReadReq_miss_latency 2383519487 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_rate::0 0.346291 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::1 0.349956 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::2 0.349851 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::3 0.347059 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::4 0.343598 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::5 0.344688 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::6 0.354165 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::7 0.349586 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 2.785195 # miss rate for ReadReq accesses
system.l2c.ReadReq_misses::0 6013 # number of ReadReq misses
system.l2c.ReadReq_misses::1 6014 # number of ReadReq misses
system.l2c.ReadReq_misses::2 5973 # number of ReadReq misses
system.l2c.ReadReq_misses::3 6018 # number of ReadReq misses
system.l2c.ReadReq_misses::4 5925 # number of ReadReq misses
system.l2c.ReadReq_misses::5 5980 # number of ReadReq misses
system.l2c.ReadReq_misses::6 6092 # number of ReadReq misses
system.l2c.ReadReq_misses::7 6001 # number of ReadReq misses
system.l2c.ReadReq_misses::total 48016 # number of ReadReq misses
system.l2c.ReadReq_mshr_hits 1016 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_miss_latency 1879838525 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_rate::0 2.706750 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::1 2.734943 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::2 2.752885 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::3 2.710496 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::4 2.725586 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::5 2.709090 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::6 2.732399 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::7 2.737970 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 21.810119 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_misses 47000 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_uncacheable_latency 3163753169 # number of ReadReq MSHR uncacheable cycles
system.l2c.UpgradeReq_accesses::0 2273 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::1 2288 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::2 2314 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::3 2311 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::4 2383 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::5 2289 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::6 2257 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::7 2313 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 18428 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_avg_miss_latency::0 226995.596128 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::1 225507.425699 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::2 222973.634399 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::3 223263.085244 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::4 216517.410827 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::5 225408.907820 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::6 228604.780682 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::7 223070.034587 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 1792340.875388 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency 39992.012512 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_miss_latency 515960990 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_rate::0 1 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::1 1 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::2 1 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::3 1 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::4 1 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::5 1 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::6 1 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::7 1 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 8 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_misses::0 2273 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::1 2288 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::2 2314 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::3 2311 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::4 2383 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::5 2289 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::6 2257 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::7 2313 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 18428 # number of UpgradeReq misses
system.l2c.UpgradeReq_mshr_hits 45 # number of UpgradeReq MSHR hits
system.l2c.UpgradeReq_mshr_miss_latency 735173166 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_rate::0 8.087549 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::1 8.034528 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::2 7.944252 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::3 7.954565 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::4 7.714226 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::5 8.031018 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::6 8.144883 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::7 7.947687 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 63.858708 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_misses 18383 # number of UpgradeReq MSHR misses
system.l2c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_mshr_uncacheable_latency 1717039696 # number of WriteReq MSHR uncacheable cycles
system.l2c.Writeback_accesses::0 86929 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 86929 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_hits::0 86929 # number of Writeback hits
system.l2c.Writeback_hits::total 86929 # number of Writeback hits
system.l2c.avg_blocked_cycles::no_mshrs 7154.090909 # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.l2c.avg_refs 2.005630 # Average number of references to valid blocks.
system.l2c.blocked::no_mshrs 11 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_mshrs 78695 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.demand_accesses::0 26724 # number of demand (read+write) accesses
system.l2c.demand_accesses::1 26611 # number of demand (read+write) accesses
system.l2c.demand_accesses::2 26527 # number of demand (read+write) accesses
system.l2c.demand_accesses::3 26761 # number of demand (read+write) accesses
system.l2c.demand_accesses::4 26621 # number of demand (read+write) accesses
system.l2c.demand_accesses::5 26631 # number of demand (read+write) accesses
system.l2c.demand_accesses::6 26586 # number of demand (read+write) accesses
system.l2c.demand_accesses::7 26603 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 213064 # number of demand (read+write) accesses
system.l2c.demand_avg_miss_latency::0 398767.217784 # average overall miss latency
system.l2c.demand_avg_miss_latency::1 397036.815997 # average overall miss latency
system.l2c.demand_avg_miss_latency::2 397371.390355 # average overall miss latency
system.l2c.demand_avg_miss_latency::3 397062.532483 # average overall miss latency
system.l2c.demand_avg_miss_latency::4 400617.464318 # average overall miss latency
system.l2c.demand_avg_miss_latency::5 401667.438016 # average overall miss latency
system.l2c.demand_avg_miss_latency::6 396087.642243 # average overall miss latency
system.l2c.demand_avg_miss_latency::7 397088.252300 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 3185698.753496 # average overall miss latency
system.l2c.demand_avg_mshr_miss_latency 39995.976077 # average overall mshr miss latency
system.l2c.demand_hits::0 11351 # number of demand (read+write) hits
system.l2c.demand_hits::1 11171 # number of demand (read+write) hits
system.l2c.demand_hits::2 11100 # number of demand (read+write) hits
system.l2c.demand_hits::3 11322 # number of demand (read+write) hits
system.l2c.demand_hits::4 11319 # number of demand (read+write) hits
system.l2c.demand_hits::5 11369 # number of demand (read+write) hits
system.l2c.demand_hits::6 11109 # number of demand (read+write) hits
system.l2c.demand_hits::7 11165 # number of demand (read+write) hits
system.l2c.demand_hits::total 89906 # number of demand (read+write) hits
system.l2c.demand_miss_latency 6130248439 # number of demand (read+write) miss cycles
system.l2c.demand_miss_rate::0 0.575251 # miss rate for demand accesses
system.l2c.demand_miss_rate::1 0.580211 # miss rate for demand accesses
system.l2c.demand_miss_rate::2 0.581558 # miss rate for demand accesses
system.l2c.demand_miss_rate::3 0.576922 # miss rate for demand accesses
system.l2c.demand_miss_rate::4 0.574809 # miss rate for demand accesses
system.l2c.demand_miss_rate::5 0.573092 # miss rate for demand accesses
system.l2c.demand_miss_rate::6 0.582148 # miss rate for demand accesses
system.l2c.demand_miss_rate::7 0.580310 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 4.624302 # miss rate for demand accesses
system.l2c.demand_misses::0 15373 # number of demand (read+write) misses
system.l2c.demand_misses::1 15440 # number of demand (read+write) misses
system.l2c.demand_misses::2 15427 # number of demand (read+write) misses
system.l2c.demand_misses::3 15439 # number of demand (read+write) misses
system.l2c.demand_misses::4 15302 # number of demand (read+write) misses
system.l2c.demand_misses::5 15262 # number of demand (read+write) misses
system.l2c.demand_misses::6 15477 # number of demand (read+write) misses
system.l2c.demand_misses::7 15438 # number of demand (read+write) misses
system.l2c.demand_misses::total 123158 # number of demand (read+write) misses
system.l2c.demand_mshr_hits 1603 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_miss_latency 4861710872 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_rate::0 4.548533 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::1 4.567848 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::2 4.582312 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::3 4.542244 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::4 4.566132 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::5 4.564417 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::6 4.572143 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::7 4.569222 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 36.512852 # mshr miss rate for demand accesses
system.l2c.demand_mshr_misses 121555 # number of demand (read+write) MSHR misses
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.mshr_cap_events 0 # number of times MSHR cap was activated
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.l2c.occ_%::0 0.025896 # Average percentage of cache occupancy
system.l2c.occ_%::1 0.025716 # Average percentage of cache occupancy
system.l2c.occ_%::2 0.025892 # Average percentage of cache occupancy
system.l2c.occ_%::3 0.026232 # Average percentage of cache occupancy
system.l2c.occ_%::4 0.025792 # Average percentage of cache occupancy
system.l2c.occ_%::5 0.026195 # Average percentage of cache occupancy
system.l2c.occ_%::6 0.026471 # Average percentage of cache occupancy
system.l2c.occ_%::7 0.026663 # Average percentage of cache occupancy
system.l2c.occ_%::8 0.410030 # Average percentage of cache occupancy
system.l2c.occ_blocks::0 26.517416 # Average occupied blocks per context
system.l2c.occ_blocks::1 26.332816 # Average occupied blocks per context
system.l2c.occ_blocks::2 26.512954 # Average occupied blocks per context
system.l2c.occ_blocks::3 26.861209 # Average occupied blocks per context
system.l2c.occ_blocks::4 26.410697 # Average occupied blocks per context
system.l2c.occ_blocks::5 26.823356 # Average occupied blocks per context
system.l2c.occ_blocks::6 27.106140 # Average occupied blocks per context
system.l2c.occ_blocks::7 27.302482 # Average occupied blocks per context
system.l2c.occ_blocks::8 419.870758 # Average occupied blocks per context
system.l2c.overall_accesses::0 26724 # number of overall (read+write) accesses
system.l2c.overall_accesses::1 26611 # number of overall (read+write) accesses
system.l2c.overall_accesses::2 26527 # number of overall (read+write) accesses
system.l2c.overall_accesses::3 26761 # number of overall (read+write) accesses
system.l2c.overall_accesses::4 26621 # number of overall (read+write) accesses
system.l2c.overall_accesses::5 26631 # number of overall (read+write) accesses
system.l2c.overall_accesses::6 26586 # number of overall (read+write) accesses
system.l2c.overall_accesses::7 26603 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 213064 # number of overall (read+write) accesses
system.l2c.overall_avg_miss_latency::0 398767.217784 # average overall miss latency
system.l2c.overall_avg_miss_latency::1 397036.815997 # average overall miss latency
system.l2c.overall_avg_miss_latency::2 397371.390355 # average overall miss latency
system.l2c.overall_avg_miss_latency::3 397062.532483 # average overall miss latency
system.l2c.overall_avg_miss_latency::4 400617.464318 # average overall miss latency
system.l2c.overall_avg_miss_latency::5 401667.438016 # average overall miss latency
system.l2c.overall_avg_miss_latency::6 396087.642243 # average overall miss latency
system.l2c.overall_avg_miss_latency::7 397088.252300 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 3185698.753496 # average overall miss latency
system.l2c.overall_avg_mshr_miss_latency 39995.976077 # average overall mshr miss latency
system.l2c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
system.l2c.overall_hits::0 11351 # number of overall hits
system.l2c.overall_hits::1 11171 # number of overall hits
system.l2c.overall_hits::2 11100 # number of overall hits
system.l2c.overall_hits::3 11322 # number of overall hits
system.l2c.overall_hits::4 11319 # number of overall hits
system.l2c.overall_hits::5 11369 # number of overall hits
system.l2c.overall_hits::6 11109 # number of overall hits
system.l2c.overall_hits::7 11165 # number of overall hits
system.l2c.overall_hits::total 89906 # number of overall hits
system.l2c.overall_miss_latency 6130248439 # number of overall miss cycles
system.l2c.overall_miss_rate::0 0.575251 # miss rate for overall accesses
system.l2c.overall_miss_rate::1 0.580211 # miss rate for overall accesses
system.l2c.overall_miss_rate::2 0.581558 # miss rate for overall accesses
system.l2c.overall_miss_rate::3 0.576922 # miss rate for overall accesses
system.l2c.overall_miss_rate::4 0.574809 # miss rate for overall accesses
system.l2c.overall_miss_rate::5 0.573092 # miss rate for overall accesses
system.l2c.overall_miss_rate::6 0.582148 # miss rate for overall accesses
system.l2c.overall_miss_rate::7 0.580310 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 4.624302 # miss rate for overall accesses
system.l2c.overall_misses::0 15373 # number of overall misses
system.l2c.overall_misses::1 15440 # number of overall misses
system.l2c.overall_misses::2 15427 # number of overall misses
system.l2c.overall_misses::3 15439 # number of overall misses
system.l2c.overall_misses::4 15302 # number of overall misses
system.l2c.overall_misses::5 15262 # number of overall misses
system.l2c.overall_misses::6 15477 # number of overall misses
system.l2c.overall_misses::7 15438 # number of overall misses
system.l2c.overall_misses::total 123158 # number of overall misses
system.l2c.overall_mshr_hits 1603 # number of overall MSHR hits
system.l2c.overall_mshr_miss_latency 4861710872 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_rate::0 4.548533 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::1 4.567848 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::2 4.582312 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::3 4.542244 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::4 4.566132 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::5 4.564417 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::6 4.572143 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::7 4.569222 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 36.512852 # mshr miss rate for overall accesses
system.l2c.overall_mshr_misses 121555 # number of overall MSHR misses
system.l2c.overall_mshr_uncacheable_latency 4880792865 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.l2c.replacements 73303 # number of replacements
system.l2c.sampled_refs 73894 # Sample count of references to valid blocks.
system.l2c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.l2c.tagsinuse 633.737828 # Cycle average of tags in use
system.l2c.total_refs 148204 # Total number of references to valid blocks.
system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.l2c.writebacks 47216 # number of writebacks
---------- End Simulation Statistics ----------
|