blob: 19b49bfc43d3d2c3c6d6b073287f21c20aeb9ad2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
|
---------- Begin Simulation Statistics ----------
sim_seconds 1.954210 # Number of seconds simulated
sim_ticks 1954209529000 # Number of ticks simulated
final_tick 1954209529000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 1320479 # Simulator instruction rate (inst/s)
host_op_rate 1320478 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 43430338961 # Simulator tick rate (ticks/s)
host_mem_usage 301360 # Number of bytes of host memory used
host_seconds 45.00 # Real time elapsed on the host
sim_insts 59416773 # Number of instructions simulated
sim_ops 59416773 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu0.inst 717056 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data 23797184 # Number of bytes read from this memory
system.physmem.bytes_read::tsunami.ide 2649344 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst 145856 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data 1424768 # Number of bytes read from this memory
system.physmem.bytes_read::total 28734208 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst 717056 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst 145856 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 862912 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 7745216 # Number of bytes written to this memory
system.physmem.bytes_written::total 7745216 # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst 11204 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data 371831 # Number of read requests responded to by this memory
system.physmem.num_reads::tsunami.ide 41396 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst 2279 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data 22262 # Number of read requests responded to by this memory
system.physmem.num_reads::total 448972 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 121019 # Number of write requests responded to by this memory
system.physmem.num_writes::total 121019 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst 366929 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data 12177396 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::tsunami.ide 1355711 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst 74637 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data 729076 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 14703750 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst 366929 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst 74637 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 441566 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 3963350 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 3963350 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 3963350 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst 366929 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data 12177396 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::tsunami.ide 1355711 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst 74637 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data 729076 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 18667100 # Total bandwidth to/from this memory (bytes/s)
system.l2c.replacements 342059 # number of replacements
system.l2c.tagsinuse 65268.160318 # Cycle average of tags in use
system.l2c.total_refs 2559182 # Total number of references to valid blocks.
system.l2c.sampled_refs 407064 # Sample count of references to valid blocks.
system.l2c.avg_refs 6.286928 # Average number of references to valid blocks.
system.l2c.warmup_cycle 7752825000 # Cycle when the warmup percentage was hit.
system.l2c.occ_blocks::writebacks 55637.634903 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.inst 3742.497316 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.data 4175.530834 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.inst 1176.828105 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.data 535.669160 # Average occupied blocks per requestor
system.l2c.occ_percent::writebacks 0.848963 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.inst 0.057106 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.data 0.063714 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.inst 0.017957 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.data 0.008174 # Average percentage of cache occupancy
system.l2c.occ_percent::total 0.995913 # Average percentage of cache occupancy
system.l2c.ReadReq_hits::cpu0.inst 478624 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.data 342590 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.inst 511938 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.data 491329 # number of ReadReq hits
system.l2c.ReadReq_hits::total 1824481 # number of ReadReq hits
system.l2c.Writeback_hits::writebacks 858650 # number of Writeback hits
system.l2c.Writeback_hits::total 858650 # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu0.data 133 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data 95 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 228 # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu0.data 22 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu1.data 24 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total 46 # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data 101497 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data 99318 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 200815 # number of ReadExReq hits
system.l2c.demand_hits::cpu0.inst 478624 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 444087 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 511938 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 590647 # number of demand (read+write) hits
system.l2c.demand_hits::total 2025296 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.inst 478624 # number of overall hits
system.l2c.overall_hits::cpu0.data 444087 # number of overall hits
system.l2c.overall_hits::cpu1.inst 511938 # number of overall hits
system.l2c.overall_hits::cpu1.data 590647 # number of overall hits
system.l2c.overall_hits::total 2025296 # number of overall hits
system.l2c.ReadReq_misses::cpu0.inst 11204 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.data 270589 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.inst 2290 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.data 1211 # number of ReadReq misses
system.l2c.ReadReq_misses::total 285294 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu0.data 2582 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data 476 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 3058 # number of UpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu0.data 85 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu1.data 88 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::total 173 # number of SCUpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 101602 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 21093 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 122695 # number of ReadExReq misses
system.l2c.demand_misses::cpu0.inst 11204 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 372191 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 2290 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 22304 # number of demand (read+write) misses
system.l2c.demand_misses::total 407989 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.inst 11204 # number of overall misses
system.l2c.overall_misses::cpu0.data 372191 # number of overall misses
system.l2c.overall_misses::cpu1.inst 2290 # number of overall misses
system.l2c.overall_misses::cpu1.data 22304 # number of overall misses
system.l2c.overall_misses::total 407989 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu0.inst 582910000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.data 14075669000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.inst 119002000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.data 63420000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 14841001000 # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu0.data 1144000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data 1924000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 3068000 # number of UpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu0.data 695000 # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu1.data 156000 # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::total 851000 # number of SCUpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu0.data 5283582000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 1096874000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 6380456000 # number of ReadExReq miss cycles
system.l2c.demand_miss_latency::cpu0.inst 582910000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.data 19359251000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst 119002000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 1160294000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 21221457000 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu0.inst 582910000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.data 19359251000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst 119002000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 1160294000 # number of overall miss cycles
system.l2c.overall_miss_latency::total 21221457000 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0.inst 489828 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.data 613179 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.inst 514228 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.data 492540 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 2109775 # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 858650 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 858650 # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 2715 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 571 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 3286 # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu0.data 107 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu1.data 112 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total 219 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 203099 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 120411 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 323510 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.inst 489828 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 816278 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 514228 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 612951 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 2433285 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 489828 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 816278 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 514228 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 612951 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 2433285 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0.inst 0.022873 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.data 0.441289 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.inst 0.004453 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.data 0.002459 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 0.135225 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.951013 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.833625 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.930615 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.794393 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.785714 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::total 0.789954 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.500258 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.175175 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.379262 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu0.inst 0.022873 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.455961 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.004453 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.036388 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.167670 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.inst 0.022873 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.455961 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.004453 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.036388 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.167670 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu0.inst 52026.954659 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.data 52018.629730 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.inst 51965.938865 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.data 52369.942197 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 52020.024957 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 443.067390 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 4042.016807 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 1003.270111 # average UpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 8176.470588 # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 1772.727273 # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::total 4919.075145 # average SCUpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu0.data 52002.736167 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 52001.801546 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 52002.575492 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu0.inst 52026.954659 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.data 52014.291049 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 51965.938865 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 52021.789813 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 52014.777359 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.inst 52026.954659 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.data 52014.291049 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 51965.938865 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 52021.789813 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 52014.777359 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 79488 # number of writebacks
system.l2c.writebacks::total 79488 # number of writebacks
system.l2c.ReadReq_mshr_hits::cpu1.inst 11 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::total 11 # number of ReadReq MSHR hits
system.l2c.demand_mshr_hits::cpu1.inst 11 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total 11 # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu1.inst 11 # number of overall MSHR hits
system.l2c.overall_mshr_hits::total 11 # number of overall MSHR hits
system.l2c.ReadReq_mshr_misses::cpu0.inst 11204 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.data 270589 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.inst 2279 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.data 1211 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 285283 # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu0.data 2582 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data 476 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 3058 # number of UpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 85 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 88 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::total 173 # number of SCUpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu0.data 101602 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 21093 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 122695 # number of ReadExReq MSHR misses
system.l2c.demand_mshr_misses::cpu0.inst 11204 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.data 372191 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 2279 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 22304 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 407978 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu0.inst 11204 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.data 372191 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 2279 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 22304 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 407978 # number of overall MSHR misses
system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 448459000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.data 10828601000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 91164000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.data 48888000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 11417112000 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 103374000 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 19058000 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 122432000 # number of UpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 3419000 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 3520000 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::total 6939000 # number of SCUpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 4064358000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 843758000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 4908116000 # number of ReadExReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.inst 448459000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.data 14892959000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 91164000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 892646000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 16325228000 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.inst 448459000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.data 14892959000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 91164000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 892646000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 16325228000 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 538312030 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 264188000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 802500030 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 914384000 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 465175000 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 1379559000 # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.data 1452696030 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data 729363000 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 2182059030 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.022873 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.441289 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.004432 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.002459 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 0.135220 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.951013 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.833625 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.930615 # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.794393 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.785714 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.789954 # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.500258 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.175175 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 0.379262 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu0.inst 0.022873 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.data 0.455961 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.004432 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.036388 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.167666 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu0.inst 0.022873 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.data 0.455961 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.004432 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.036388 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.167666 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 40026.686898 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 40018.629730 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 40001.755156 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 40369.942197 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total 40020.302647 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 40036.405887 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40037.815126 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 40036.625245 # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 40223.529412 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40000 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 40109.826590 # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 40002.736167 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 40001.801546 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 40002.575492 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 40026.686898 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.data 40014.291049 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 40001.755156 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 40021.789813 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 40014.971396 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 40026.686898 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.data 40014.291049 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 40001.755156 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 40021.789813 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 40014.971396 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.iocache.replacements 41707 # number of replacements
system.iocache.tagsinuse 1.261563 # Cycle average of tags in use
system.iocache.total_refs 0 # Total number of references to valid blocks.
system.iocache.sampled_refs 41723 # Sample count of references to valid blocks.
system.iocache.avg_refs 0 # Average number of references to valid blocks.
system.iocache.warmup_cycle 1747651126000 # Cycle when the warmup percentage was hit.
system.iocache.occ_blocks::tsunami.ide 1.261563 # Average occupied blocks per requestor
system.iocache.occ_percent::tsunami.ide 0.078848 # Average percentage of cache occupancy
system.iocache.occ_percent::total 0.078848 # Average percentage of cache occupancy
system.iocache.ReadReq_misses::tsunami.ide 176 # number of ReadReq misses
system.iocache.ReadReq_misses::total 176 # number of ReadReq misses
system.iocache.WriteReq_misses::tsunami.ide 41552 # number of WriteReq misses
system.iocache.WriteReq_misses::total 41552 # number of WriteReq misses
system.iocache.demand_misses::tsunami.ide 41728 # number of demand (read+write) misses
system.iocache.demand_misses::total 41728 # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide 41728 # number of overall misses
system.iocache.overall_misses::total 41728 # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide 21013998 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total 21013998 # number of ReadReq miss cycles
system.iocache.WriteReq_miss_latency::tsunami.ide 7626285806 # number of WriteReq miss cycles
system.iocache.WriteReq_miss_latency::total 7626285806 # number of WriteReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide 7647299804 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 7647299804 # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide 7647299804 # number of overall miss cycles
system.iocache.overall_miss_latency::total 7647299804 # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide 176 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 176 # number of ReadReq accesses(hits+misses)
system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total 41552 # number of WriteReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide 41728 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 41728 # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide 41728 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 41728 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteReq_miss_rate::tsunami.ide 1 # miss rate for WriteReq accesses
system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses
system.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119397.715909 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119397.715909 # average ReadReq miss latency
system.iocache.WriteReq_avg_miss_latency::tsunami.ide 183535.950279 # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total 183535.950279 # average WriteReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 183265.428585 # average overall miss latency
system.iocache.demand_avg_miss_latency::total 183265.428585 # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 183265.428585 # average overall miss latency
system.iocache.overall_avg_miss_latency::total 183265.428585 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 7316000 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 7050 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs 1037.730496 # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.writebacks::writebacks 41531 # number of writebacks
system.iocache.writebacks::total 41531 # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide 176 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total 176 # number of ReadReq MSHR misses
system.iocache.WriteReq_mshr_misses::tsunami.ide 41552 # number of WriteReq MSHR misses
system.iocache.WriteReq_mshr_misses::total 41552 # number of WriteReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide 41728 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total 41728 # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide 41728 # number of overall MSHR misses
system.iocache.overall_mshr_misses::total 41728 # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 11861000 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total 11861000 # number of ReadReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 5465428000 # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::total 5465428000 # number of WriteReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide 5477289000 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total 5477289000 # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide 5477289000 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 5477289000 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses
system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 67392.045455 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67392.045455 # average ReadReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 131532.248749 # average WriteReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::total 131532.248749 # average WriteReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 131261.718750 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 131261.718750 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 131261.718750 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 131261.718750 # average overall mshr miss latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages 298 # Number of full page size DMA writes.
system.disk0.dma_write_bytes 2651136 # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs 395 # Number of DMA write transactions.
system.disk2.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes.
system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs 1 # Number of DMA write transactions.
system.cpu0.dtb.fetch_hits 0 # ITB hits
system.cpu0.dtb.fetch_misses 0 # ITB misses
system.cpu0.dtb.fetch_acv 0 # ITB acv
system.cpu0.dtb.fetch_accesses 0 # ITB accesses
system.cpu0.dtb.read_hits 5733461 # DTB read hits
system.cpu0.dtb.read_misses 7687 # DTB read misses
system.cpu0.dtb.read_acv 174 # DTB read access violations
system.cpu0.dtb.read_accesses 524201 # DTB read accesses
system.cpu0.dtb.write_hits 3961949 # DTB write hits
system.cpu0.dtb.write_misses 798 # DTB write misses
system.cpu0.dtb.write_acv 115 # DTB write access violations
system.cpu0.dtb.write_accesses 195659 # DTB write accesses
system.cpu0.dtb.data_hits 9695410 # DTB hits
system.cpu0.dtb.data_misses 8485 # DTB misses
system.cpu0.dtb.data_acv 289 # DTB access violations
system.cpu0.dtb.data_accesses 719860 # DTB accesses
system.cpu0.itb.fetch_hits 3214179 # ITB hits
system.cpu0.itb.fetch_misses 3841 # ITB misses
system.cpu0.itb.fetch_acv 143 # ITB acv
system.cpu0.itb.fetch_accesses 3218020 # ITB accesses
system.cpu0.itb.read_hits 0 # DTB read hits
system.cpu0.itb.read_misses 0 # DTB read misses
system.cpu0.itb.read_acv 0 # DTB read access violations
system.cpu0.itb.read_accesses 0 # DTB read accesses
system.cpu0.itb.write_hits 0 # DTB write hits
system.cpu0.itb.write_misses 0 # DTB write misses
system.cpu0.itb.write_acv 0 # DTB write access violations
system.cpu0.itb.write_accesses 0 # DTB write accesses
system.cpu0.itb.data_hits 0 # DTB hits
system.cpu0.itb.data_misses 0 # DTB misses
system.cpu0.itb.data_acv 0 # DTB access violations
system.cpu0.itb.data_accesses 0 # DTB accesses
system.cpu0.numCycles 3908419058 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.committedInsts 36160769 # Number of instructions committed
system.cpu0.committedOps 36160769 # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses 33648309 # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses 143029 # Number of float alu accesses
system.cpu0.num_func_calls 874750 # number of times a function call or return occured
system.cpu0.num_conditional_control_insts 4239273 # number of instructions that are conditional controls
system.cpu0.num_int_insts 33648309 # number of integer instructions
system.cpu0.num_fp_insts 143029 # number of float instructions
system.cpu0.num_int_register_reads 46246517 # number of times the integer registers were read
system.cpu0.num_int_register_writes 25142738 # number of times the integer registers were written
system.cpu0.num_fp_register_reads 70823 # number of times the floating registers were read
system.cpu0.num_fp_register_writes 71471 # number of times the floating registers were written
system.cpu0.num_mem_refs 9725994 # number of memory refs
system.cpu0.num_load_insts 5755174 # Number of load instructions
system.cpu0.num_store_insts 3970820 # Number of store instructions
system.cpu0.num_idle_cycles 3741414636.998085 # Number of idle cycles
system.cpu0.num_busy_cycles 167004421.001915 # Number of busy cycles
system.cpu0.not_idle_fraction 0.042729 # Percentage of non-idle cycles
system.cpu0.idle_fraction 0.957271 # Percentage of idle cycles
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 4839 # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei 129053 # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0 41012 38.31% 38.31% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21 131 0.12% 38.43% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22 1971 1.84% 40.27% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30 17 0.02% 40.29% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31 63919 59.71% 100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total 107050 # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0 40581 48.74% 48.74% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21 131 0.16% 48.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22 1971 2.37% 51.26% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30 17 0.02% 51.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31 40564 48.72% 100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total 83264 # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0 1905788612000 97.52% 97.52% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21 88224500 0.00% 97.53% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22 590412500 0.03% 97.56% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30 12827000 0.00% 97.56% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31 47728597000 2.44% 100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total 1954208673000 # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0 0.989491 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31 0.634616 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total 0.777805 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2 6 2.68% 2.68% # number of syscalls executed
system.cpu0.kern.syscall::3 19 8.48% 11.16% # number of syscalls executed
system.cpu0.kern.syscall::4 3 1.34% 12.50% # number of syscalls executed
system.cpu0.kern.syscall::6 30 13.39% 25.89% # number of syscalls executed
system.cpu0.kern.syscall::12 1 0.45% 26.34% # number of syscalls executed
system.cpu0.kern.syscall::15 1 0.45% 26.79% # number of syscalls executed
system.cpu0.kern.syscall::17 10 4.46% 31.25% # number of syscalls executed
system.cpu0.kern.syscall::19 6 2.68% 33.93% # number of syscalls executed
system.cpu0.kern.syscall::20 4 1.79% 35.71% # number of syscalls executed
system.cpu0.kern.syscall::23 2 0.89% 36.61% # number of syscalls executed
system.cpu0.kern.syscall::24 4 1.79% 38.39% # number of syscalls executed
system.cpu0.kern.syscall::33 8 3.57% 41.96% # number of syscalls executed
system.cpu0.kern.syscall::41 2 0.89% 42.86% # number of syscalls executed
system.cpu0.kern.syscall::45 39 17.41% 60.27% # number of syscalls executed
system.cpu0.kern.syscall::47 4 1.79% 62.05% # number of syscalls executed
system.cpu0.kern.syscall::48 7 3.12% 65.18% # number of syscalls executed
system.cpu0.kern.syscall::54 9 4.02% 69.20% # number of syscalls executed
system.cpu0.kern.syscall::58 1 0.45% 69.64% # number of syscalls executed
system.cpu0.kern.syscall::59 5 2.23% 71.88% # number of syscalls executed
system.cpu0.kern.syscall::71 32 14.29% 86.16% # number of syscalls executed
system.cpu0.kern.syscall::73 3 1.34% 87.50% # number of syscalls executed
system.cpu0.kern.syscall::74 9 4.02% 91.52% # number of syscalls executed
system.cpu0.kern.syscall::87 1 0.45% 91.96% # number of syscalls executed
system.cpu0.kern.syscall::90 2 0.89% 92.86% # number of syscalls executed
system.cpu0.kern.syscall::92 7 3.12% 95.98% # number of syscalls executed
system.cpu0.kern.syscall::97 2 0.89% 96.87% # number of syscalls executed
system.cpu0.kern.syscall::98 2 0.89% 97.77% # number of syscalls executed
system.cpu0.kern.syscall::132 2 0.89% 98.66% # number of syscalls executed
system.cpu0.kern.syscall::144 1 0.45% 99.11% # number of syscalls executed
system.cpu0.kern.syscall::147 2 0.89% 100.00% # number of syscalls executed
system.cpu0.kern.syscall::total 224 # number of syscalls executed
system.cpu0.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed
system.cpu0.kern.callpal::wripir 91 0.08% 0.08% # number of callpals executed
system.cpu0.kern.callpal::wrmces 1 0.00% 0.08% # number of callpals executed
system.cpu0.kern.callpal::wrfen 1 0.00% 0.08% # number of callpals executed
system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.08% # number of callpals executed
system.cpu0.kern.callpal::swpctx 1959 1.72% 1.80% # number of callpals executed
system.cpu0.kern.callpal::tbi 44 0.04% 1.84% # number of callpals executed
system.cpu0.kern.callpal::wrent 7 0.01% 1.84% # number of callpals executed
system.cpu0.kern.callpal::swpipl 101152 88.59% 90.44% # number of callpals executed
system.cpu0.kern.callpal::rdps 6620 5.80% 96.24% # number of callpals executed
system.cpu0.kern.callpal::wrkgp 1 0.00% 96.24% # number of callpals executed
system.cpu0.kern.callpal::wrusp 4 0.00% 96.24% # number of callpals executed
system.cpu0.kern.callpal::rdusp 7 0.01% 96.25% # number of callpals executed
system.cpu0.kern.callpal::whami 2 0.00% 96.25% # number of callpals executed
system.cpu0.kern.callpal::rti 3778 3.31% 99.56% # number of callpals executed
system.cpu0.kern.callpal::callsys 356 0.31% 99.87% # number of callpals executed
system.cpu0.kern.callpal::imb 149 0.13% 100.00% # number of callpals executed
system.cpu0.kern.callpal::total 114174 # number of callpals executed
system.cpu0.kern.mode_switch::kernel 5323 # number of protection mode switches
system.cpu0.kern.mode_switch::user 1231 # number of protection mode switches
system.cpu0.kern.mode_switch::idle 0 # number of protection mode switches
system.cpu0.kern.mode_good::kernel 1230
system.cpu0.kern.mode_good::user 1231
system.cpu0.kern.mode_good::idle 0
system.cpu0.kern.mode_switch_good::kernel 0.231073 # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle nan # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total 0.375496 # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel 1950522760000 99.81% 99.81% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user 3685906000 0.19% 100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle 0 0.00% 100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context 1960 # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi 0 # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi 0 # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk 0 # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk 0 # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU
system.tsunami.ethernet.droppedPackets 0 # number of packets dropped
system.cpu0.icache.replacements 489206 # number of replacements
system.cpu0.icache.tagsinuse 508.795620 # Cycle average of tags in use
system.cpu0.icache.total_refs 35679696 # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs 489718 # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs 72.857636 # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle 36113258000 # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::cpu0.inst 508.795620 # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::cpu0.inst 0.993741 # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total 0.993741 # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::cpu0.inst 35679696 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 35679696 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 35679696 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 35679696 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 35679696 # number of overall hits
system.cpu0.icache.overall_hits::total 35679696 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 489848 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 489848 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 489848 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 489848 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 489848 # number of overall misses
system.cpu0.icache.overall_misses::total 489848 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 7462315000 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 7462315000 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst 7462315000 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 7462315000 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst 7462315000 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 7462315000 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 36169544 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 36169544 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 36169544 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 36169544 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 36169544 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 36169544 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.013543 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total 0.013543 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.013543 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total 0.013543 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.013543 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total 0.013543 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 15233.939916 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15233.939916 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 15233.939916 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15233.939916 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 15233.939916 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15233.939916 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.cache_copies 0 # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 489848 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 489848 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst 489848 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 489848 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst 489848 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 489848 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 5992109500 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 5992109500 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 5992109500 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 5992109500 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 5992109500 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 5992109500 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.013543 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.013543 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.013543 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total 0.013543 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.013543 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total 0.013543 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12232.589497 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12232.589497 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12232.589497 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12232.589497 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12232.589497 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12232.589497 # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.dcache.replacements 817819 # number of replacements
system.cpu0.dcache.tagsinuse 479.881496 # Cycle average of tags in use
system.cpu0.dcache.total_refs 8879648 # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs 818331 # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs 10.850925 # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle 85697000 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::cpu0.data 479.881496 # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::cpu0.data 0.937269 # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total 0.937269 # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::cpu0.data 5008276 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 5008276 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 3627744 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 3627744 # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 117045 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total 117045 # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data 122538 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total 122538 # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data 8636020 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 8636020 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 8636020 # number of overall hits
system.cpu0.dcache.overall_hits::total 8636020 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 610602 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 610602 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 207036 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 207036 # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 6562 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total 6562 # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data 580 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total 580 # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data 817638 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 817638 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 817638 # number of overall misses
system.cpu0.dcache.overall_misses::total 817638 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 19940652000 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 19940652000 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 7284412000 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 7284412000 # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 92857000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total 92857000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 8303000 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total 8303000 # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 27225064000 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 27225064000 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 27225064000 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 27225064000 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 5618878 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 5618878 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 3834780 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 3834780 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 123607 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total 123607 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 123118 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total 123118 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 9453658 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 9453658 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 9453658 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 9453658 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.108670 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total 0.108670 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.053989 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total 0.053989 # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.053088 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.053088 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.004711 # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total 0.004711 # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.086489 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total 0.086489 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.086489 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total 0.086489 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 32657.364372 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32657.364372 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 35184.277131 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35184.277131 # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14150.716245 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14150.716245 # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 14315.517241 # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 14315.517241 # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 33297.209768 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33297.209768 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 33297.209768 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33297.209768 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks 359687 # number of writebacks
system.cpu0.dcache.writebacks::total 359687 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 610602 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 610602 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 207036 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 207036 # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 6562 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total 6562 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 580 # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total 580 # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data 817638 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 817638 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data 817638 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 817638 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 18108780524 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 18108780524 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 6663302002 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 6663302002 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 73171000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 73171000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 6563000 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 6563000 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 24772082526 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 24772082526 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 24772082526 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 24772082526 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 601210500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 601210500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 1014423500 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1014423500 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 1615634000 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 1615634000 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.108670 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.108670 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.053989 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.053989 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.053088 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.053088 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.004711 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.004711 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.086489 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total 0.086489 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.086489 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total 0.086489 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 29657.257140 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29657.257140 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 32184.267480 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 32184.267480 # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11150.716245 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11150.716245 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 11315.517241 # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11315.517241 # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 30297.127245 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30297.127245 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 30297.127245 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30297.127245 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits 0 # ITB hits
system.cpu1.dtb.fetch_misses 0 # ITB misses
system.cpu1.dtb.fetch_acv 0 # ITB acv
system.cpu1.dtb.fetch_accesses 0 # ITB accesses
system.cpu1.dtb.read_hits 3958078 # DTB read hits
system.cpu1.dtb.read_misses 2750 # DTB read misses
system.cpu1.dtb.read_acv 36 # DTB read access violations
system.cpu1.dtb.read_accesses 205838 # DTB read accesses
system.cpu1.dtb.write_hits 2742847 # DTB write hits
system.cpu1.dtb.write_misses 356 # DTB write misses
system.cpu1.dtb.write_acv 48 # DTB write access violations
system.cpu1.dtb.write_accesses 97040 # DTB write accesses
system.cpu1.dtb.data_hits 6700925 # DTB hits
system.cpu1.dtb.data_misses 3106 # DTB misses
system.cpu1.dtb.data_acv 84 # DTB access violations
system.cpu1.dtb.data_accesses 302878 # DTB accesses
system.cpu1.itb.fetch_hits 2128502 # ITB hits
system.cpu1.itb.fetch_misses 1246 # ITB misses
system.cpu1.itb.fetch_acv 41 # ITB acv
system.cpu1.itb.fetch_accesses 2129748 # ITB accesses
system.cpu1.itb.read_hits 0 # DTB read hits
system.cpu1.itb.read_misses 0 # DTB read misses
system.cpu1.itb.read_acv 0 # DTB read access violations
system.cpu1.itb.read_accesses 0 # DTB read accesses
system.cpu1.itb.write_hits 0 # DTB write hits
system.cpu1.itb.write_misses 0 # DTB write misses
system.cpu1.itb.write_acv 0 # DTB write access violations
system.cpu1.itb.write_accesses 0 # DTB write accesses
system.cpu1.itb.data_hits 0 # DTB hits
system.cpu1.itb.data_misses 0 # DTB misses
system.cpu1.itb.data_acv 0 # DTB access violations
system.cpu1.itb.data_accesses 0 # DTB accesses
system.cpu1.numCycles 3908222400 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.committedInsts 23256004 # Number of instructions committed
system.cpu1.committedOps 23256004 # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses 21401422 # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses 186242 # Number of float alu accesses
system.cpu1.num_func_calls 709842 # number of times a function call or return occured
system.cpu1.num_conditional_control_insts 2519926 # number of instructions that are conditional controls
system.cpu1.num_int_insts 21401422 # number of integer instructions
system.cpu1.num_fp_insts 186242 # number of float instructions
system.cpu1.num_int_register_reads 29248159 # number of times the integer registers were read
system.cpu1.num_int_register_writes 15707401 # number of times the integer registers were written
system.cpu1.num_fp_register_reads 95219 # number of times the floating registers were read
system.cpu1.num_fp_register_writes 97489 # number of times the floating registers were written
system.cpu1.num_mem_refs 6725970 # number of memory refs
system.cpu1.num_load_insts 3973767 # Number of load instructions
system.cpu1.num_store_insts 2752203 # Number of store instructions
system.cpu1.num_idle_cycles 3808683702.691761 # Number of idle cycles
system.cpu1.num_busy_cycles 99538697.308239 # Number of busy cycles
system.cpu1.not_idle_fraction 0.025469 # Percentage of non-idle cycles
system.cpu1.idle_fraction 0.974531 # Percentage of idle cycles
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
system.cpu1.kern.inst.quiesce 3849 # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei 109556 # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0 40729 40.60% 40.60% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22 1966 1.96% 42.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30 91 0.09% 42.65% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31 57540 57.35% 100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total 100326 # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0 39783 48.79% 48.79% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22 1966 2.41% 51.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30 91 0.11% 51.32% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31 39692 48.68% 100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total 81532 # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0 1901560916500 97.31% 97.31% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22 537337500 0.03% 97.34% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30 59036000 0.00% 97.34% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31 51953880000 2.66% 100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total 1954111170000 # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0 0.976773 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31 0.689816 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total 0.812671 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2 2 1.96% 1.96% # number of syscalls executed
system.cpu1.kern.syscall::3 11 10.78% 12.75% # number of syscalls executed
system.cpu1.kern.syscall::4 1 0.98% 13.73% # number of syscalls executed
system.cpu1.kern.syscall::6 12 11.76% 25.49% # number of syscalls executed
system.cpu1.kern.syscall::17 5 4.90% 30.39% # number of syscalls executed
system.cpu1.kern.syscall::19 4 3.92% 34.31% # number of syscalls executed
system.cpu1.kern.syscall::20 2 1.96% 36.27% # number of syscalls executed
system.cpu1.kern.syscall::23 2 1.96% 38.24% # number of syscalls executed
system.cpu1.kern.syscall::24 2 1.96% 40.20% # number of syscalls executed
system.cpu1.kern.syscall::33 3 2.94% 43.14% # number of syscalls executed
system.cpu1.kern.syscall::45 15 14.71% 57.84% # number of syscalls executed
system.cpu1.kern.syscall::47 2 1.96% 59.80% # number of syscalls executed
system.cpu1.kern.syscall::48 3 2.94% 62.75% # number of syscalls executed
system.cpu1.kern.syscall::54 1 0.98% 63.73% # number of syscalls executed
system.cpu1.kern.syscall::59 2 1.96% 65.69% # number of syscalls executed
system.cpu1.kern.syscall::71 22 21.57% 87.25% # number of syscalls executed
system.cpu1.kern.syscall::74 7 6.86% 94.12% # number of syscalls executed
system.cpu1.kern.syscall::90 1 0.98% 95.10% # number of syscalls executed
system.cpu1.kern.syscall::92 2 1.96% 97.06% # number of syscalls executed
system.cpu1.kern.syscall::132 2 1.96% 99.02% # number of syscalls executed
system.cpu1.kern.syscall::144 1 0.98% 100.00% # number of syscalls executed
system.cpu1.kern.syscall::total 102 # number of syscalls executed
system.cpu1.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed
system.cpu1.kern.callpal::wripir 17 0.02% 0.02% # number of callpals executed
system.cpu1.kern.callpal::wrmces 1 0.00% 0.02% # number of callpals executed
system.cpu1.kern.callpal::wrfen 1 0.00% 0.02% # number of callpals executed
system.cpu1.kern.callpal::swpctx 2292 2.22% 2.24% # number of callpals executed
system.cpu1.kern.callpal::tbi 10 0.01% 2.25% # number of callpals executed
system.cpu1.kern.callpal::wrent 7 0.01% 2.26% # number of callpals executed
system.cpu1.kern.callpal::swpipl 94758 91.98% 94.24% # number of callpals executed
system.cpu1.kern.callpal::rdps 2221 2.16% 96.40% # number of callpals executed
system.cpu1.kern.callpal::wrkgp 1 0.00% 96.40% # number of callpals executed
system.cpu1.kern.callpal::wrusp 3 0.00% 96.40% # number of callpals executed
system.cpu1.kern.callpal::rdusp 2 0.00% 96.40% # number of callpals executed
system.cpu1.kern.callpal::whami 3 0.00% 96.41% # number of callpals executed
system.cpu1.kern.callpal::rti 3510 3.41% 99.81% # number of callpals executed
system.cpu1.kern.callpal::callsys 161 0.16% 99.97% # number of callpals executed
system.cpu1.kern.callpal::imb 31 0.03% 100.00% # number of callpals executed
system.cpu1.kern.callpal::rdunique 1 0.00% 100.00% # number of callpals executed
system.cpu1.kern.callpal::total 103020 # number of callpals executed
system.cpu1.kern.mode_switch::kernel 2836 # number of protection mode switches
system.cpu1.kern.mode_switch::user 515 # number of protection mode switches
system.cpu1.kern.mode_switch::idle 2038 # number of protection mode switches
system.cpu1.kern.mode_good::kernel 568
system.cpu1.kern.mode_good::user 515
system.cpu1.kern.mode_good::idle 53
system.cpu1.kern.mode_switch_good::kernel 0.200282 # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user 1 # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle 0.026006 # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total 0.210800 # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel 72317077000 3.70% 3.70% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user 1608073000 0.08% 3.78% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle 1879348652000 96.22% 100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context 2293 # number of times the context was actually changed
system.cpu1.icache.replacements 513692 # number of replacements
system.cpu1.icache.tagsinuse 501.294138 # Cycle average of tags in use
system.cpu1.icache.total_refs 22744965 # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs 514204 # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs 44.233349 # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle 96225204000 # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::cpu1.inst 501.294138 # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::cpu1.inst 0.979090 # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total 0.979090 # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::cpu1.inst 22744965 # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total 22744965 # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst 22744965 # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total 22744965 # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst 22744965 # number of overall hits
system.cpu1.icache.overall_hits::total 22744965 # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst 514229 # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total 514229 # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst 514229 # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total 514229 # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst 514229 # number of overall misses
system.cpu1.icache.overall_misses::total 514229 # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 7551928500 # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 7551928500 # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst 7551928500 # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 7551928500 # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst 7551928500 # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 7551928500 # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst 23259194 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total 23259194 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst 23259194 # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total 23259194 # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst 23259194 # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total 23259194 # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.022109 # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total 0.022109 # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst 0.022109 # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total 0.022109 # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst 0.022109 # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total 0.022109 # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 14685.924948 # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14685.924948 # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 14685.924948 # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14685.924948 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 14685.924948 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14685.924948 # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu1.icache.fast_writes 0 # number of fast writes performed
system.cpu1.icache.cache_copies 0 # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 514229 # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total 514229 # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst 514229 # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total 514229 # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst 514229 # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total 514229 # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 6009175500 # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 6009175500 # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 6009175500 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 6009175500 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 6009175500 # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 6009175500 # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.022109 # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.022109 # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.022109 # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total 0.022109 # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.022109 # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total 0.022109 # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11685.796600 # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11685.796600 # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11685.796600 # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 11685.796600 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11685.796600 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 11685.796600 # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dcache.replacements 642542 # number of replacements
system.cpu1.dcache.tagsinuse 493.349728 # Cycle average of tags in use
system.cpu1.dcache.total_refs 6059289 # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs 642979 # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs 9.423774 # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle 54205321000 # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::cpu1.data 493.349728 # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::cpu1.data 0.963574 # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total 0.963574 # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::cpu1.data 3370941 # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total 3370941 # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data 2541028 # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total 2541028 # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 71125 # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total 71125 # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data 80221 # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total 80221 # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data 5911969 # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total 5911969 # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data 5911969 # number of overall hits
system.cpu1.dcache.overall_hits::total 5911969 # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data 513441 # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total 513441 # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data 122213 # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total 122213 # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 13103 # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total 13103 # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data 640 # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total 640 # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data 635654 # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total 635654 # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data 635654 # number of overall misses
system.cpu1.dcache.overall_misses::total 635654 # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 7202554500 # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 7202554500 # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 2665634000 # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 2665634000 # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 183727000 # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total 183727000 # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 8466000 # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total 8466000 # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data 9868188500 # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 9868188500 # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data 9868188500 # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 9868188500 # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data 3884382 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total 3884382 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data 2663241 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total 2663241 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 84228 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total 84228 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 80861 # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total 80861 # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data 6547623 # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total 6547623 # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data 6547623 # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total 6547623 # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.132181 # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total 0.132181 # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.045889 # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total 0.045889 # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.155566 # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.155566 # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.007915 # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total 0.007915 # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data 0.097082 # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total 0.097082 # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data 0.097082 # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total 0.097082 # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14028.008087 # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14028.008087 # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 21811.378495 # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21811.378495 # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14021.750744 # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 14021.750744 # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 13228.125000 # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 13228.125000 # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 15524.465354 # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 15524.465354 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 15524.465354 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 15524.465354 # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes 0 # number of fast writes performed
system.cpu1.dcache.cache_copies 0 # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks 498963 # number of writebacks
system.cpu1.dcache.writebacks::total 498963 # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 513441 # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total 513441 # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 122213 # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total 122213 # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 13103 # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total 13103 # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 640 # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total 640 # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data 635654 # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total 635654 # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data 635654 # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total 635654 # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 5662217009 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 5662217009 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 2298995000 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 2298995000 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 144418000 # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 144418000 # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 6549000 # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 6549000 # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 5000 # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 5000 # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 7961212009 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 7961212009 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 7961212009 # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 7961212009 # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 295035500 # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 295035500 # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 516366500 # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 516366500 # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 811402000 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total 811402000 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.132181 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.132181 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.045889 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.045889 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.155566 # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.155566 # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.007915 # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.007915 # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.097082 # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total 0.097082 # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.097082 # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total 0.097082 # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 11027.979863 # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11027.979863 # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 18811.378495 # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 18811.378495 # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11021.750744 # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11021.750744 # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 10232.812500 # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 10232.812500 # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 12524.442557 # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12524.442557 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 12524.442557 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12524.442557 # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|