blob: abedba3739dff2a1f46aba985baf3223b01c5db9 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
|
---------- Begin Simulation Statistics ----------
sim_seconds 1.915493 # Number of seconds simulated
sim_ticks 1915492819000 # Number of ticks simulated
final_tick 1915492819000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 1853108 # Simulator instruction rate (inst/s)
host_op_rate 1853107 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 63179819624 # Simulator tick rate (ticks/s)
host_mem_usage 294892 # Number of bytes of host memory used
host_seconds 30.32 # Real time elapsed on the host
sim_insts 56182681 # Number of instructions simulated
sim_ops 56182681 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 850496 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 24846208 # Number of bytes read from this memory
system.physmem.bytes_read::tsunami.ide 2652352 # Number of bytes read from this memory
system.physmem.bytes_read::total 28349056 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 850496 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 850496 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 7388480 # Number of bytes written to this memory
system.physmem.bytes_written::total 7388480 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 13289 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 388222 # Number of read requests responded to by this memory
system.physmem.num_reads::tsunami.ide 41443 # Number of read requests responded to by this memory
system.physmem.num_reads::total 442954 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 115445 # Number of write requests responded to by this memory
system.physmem.num_writes::total 115445 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 444009 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 12971183 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::tsunami.ide 1384684 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 14799876 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 444009 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 444009 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 3857221 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 3857221 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 3857221 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 444009 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 12971183 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::tsunami.ide 1384684 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 18657097 # Total bandwidth to/from this memory (bytes/s)
system.l2c.replacements 336041 # number of replacements
system.l2c.tagsinuse 65311.191779 # Cycle average of tags in use
system.l2c.total_refs 2447812 # Total number of references to valid blocks.
system.l2c.sampled_refs 401203 # Sample count of references to valid blocks.
system.l2c.avg_refs 6.101181 # Average number of references to valid blocks.
system.l2c.warmup_cycle 5933228000 # Cycle when the warmup percentage was hit.
system.l2c.occ_blocks::writebacks 55666.496606 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu.inst 4774.109125 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu.data 4870.586047 # Average occupied blocks per requestor
system.l2c.occ_percent::writebacks 0.849403 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu.inst 0.072847 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu.data 0.074319 # Average percentage of cache occupancy
system.l2c.occ_percent::total 0.996570 # Average percentage of cache occupancy
system.l2c.ReadReq_hits::cpu.inst 915368 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu.data 814896 # number of ReadReq hits
system.l2c.ReadReq_hits::total 1730264 # number of ReadReq hits
system.l2c.Writeback_hits::writebacks 835591 # number of Writeback hits
system.l2c.Writeback_hits::total 835591 # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu.data 6 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 6 # number of UpgradeReq hits
system.l2c.ReadExReq_hits::cpu.data 187658 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 187658 # number of ReadExReq hits
system.l2c.demand_hits::cpu.inst 915368 # number of demand (read+write) hits
system.l2c.demand_hits::cpu.data 1002554 # number of demand (read+write) hits
system.l2c.demand_hits::total 1917922 # number of demand (read+write) hits
system.l2c.overall_hits::cpu.inst 915368 # number of overall hits
system.l2c.overall_hits::cpu.data 1002554 # number of overall hits
system.l2c.overall_hits::total 1917922 # number of overall hits
system.l2c.ReadReq_misses::cpu.inst 13289 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu.data 271916 # number of ReadReq misses
system.l2c.ReadReq_misses::total 285205 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu.data 7 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 7 # number of UpgradeReq misses
system.l2c.ReadExReq_misses::cpu.data 116692 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 116692 # number of ReadExReq misses
system.l2c.demand_misses::cpu.inst 13289 # number of demand (read+write) misses
system.l2c.demand_misses::cpu.data 388608 # number of demand (read+write) misses
system.l2c.demand_misses::total 401897 # number of demand (read+write) misses
system.l2c.overall_misses::cpu.inst 13289 # number of overall misses
system.l2c.overall_misses::cpu.data 388608 # number of overall misses
system.l2c.overall_misses::total 401897 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu.inst 691068000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu.data 14144627000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 14835695000 # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu.data 248000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 248000 # number of UpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu.data 6068427000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 6068427000 # number of ReadExReq miss cycles
system.l2c.demand_miss_latency::cpu.inst 691068000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu.data 20213054000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 20904122000 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu.inst 691068000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu.data 20213054000 # number of overall miss cycles
system.l2c.overall_miss_latency::total 20904122000 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu.inst 928657 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu.data 1086812 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 2015469 # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 835591 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 835591 # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu.data 13 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 13 # number of UpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu.data 304350 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 304350 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu.inst 928657 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu.data 1391162 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 2319819 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu.inst 928657 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu.data 1391162 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 2319819 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu.inst 0.014310 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu.data 0.250196 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 0.141508 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu.data 0.538462 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.538462 # miss rate for UpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu.data 0.383414 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.383414 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu.inst 0.014310 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu.data 0.279341 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.173245 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu.inst 0.014310 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu.data 0.279341 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.173245 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu.inst 52003.010008 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu.data 52018.369644 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 52017.653968 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu.data 35428.571429 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 35428.571429 # average UpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu.data 52003.796319 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 52003.796319 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu.inst 52003.010008 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu.data 52013.993536 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 52013.630358 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.inst 52003.010008 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.data 52013.993536 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 52013.630358 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 73933 # number of writebacks
system.l2c.writebacks::total 73933 # number of writebacks
system.l2c.ReadReq_mshr_misses::cpu.inst 13289 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu.data 271916 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 285205 # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu.data 7 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 7 # number of UpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu.data 116692 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 116692 # number of ReadExReq MSHR misses
system.l2c.demand_mshr_misses::cpu.inst 13289 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu.data 388608 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 401897 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu.inst 13289 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu.data 388608 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 401897 # number of overall MSHR misses
system.l2c.ReadReq_mshr_miss_latency::cpu.inst 531597000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu.data 10881635000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 11413232000 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu.data 320000 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 320000 # number of UpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu.data 4668123000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 4668123000 # number of ReadExReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu.inst 531597000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu.data 15549758000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 16081355000 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu.inst 531597000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu.data 15549758000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 16081355000 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu.data 772673000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 772673000 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu.data 1083816500 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 1083816500 # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu.data 1856489500 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 1856489500 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu.inst 0.014310 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu.data 0.250196 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 0.141508 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu.data 0.538462 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.538462 # mshr miss rate for UpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu.data 0.383414 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 0.383414 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu.inst 0.014310 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu.data 0.279341 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.173245 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu.inst 0.014310 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu.data 0.279341 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.173245 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.inst 40002.784258 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.data 40018.369644 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total 40017.643449 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu.data 45714.285714 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 45714.285714 # average UpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu.data 40003.796319 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 40003.796319 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.inst 40002.784258 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.data 40013.993536 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 40013.622893 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.inst 40002.784258 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.data 40013.993536 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 40013.622893 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.iocache.replacements 41685 # number of replacements
system.iocache.tagsinuse 1.340010 # Cycle average of tags in use
system.iocache.total_refs 0 # Total number of references to valid blocks.
system.iocache.sampled_refs 41701 # Sample count of references to valid blocks.
system.iocache.avg_refs 0 # Average number of references to valid blocks.
system.iocache.warmup_cycle 1750543570000 # Cycle when the warmup percentage was hit.
system.iocache.occ_blocks::tsunami.ide 1.340010 # Average occupied blocks per requestor
system.iocache.occ_percent::tsunami.ide 0.083751 # Average percentage of cache occupancy
system.iocache.occ_percent::total 0.083751 # Average percentage of cache occupancy
system.iocache.ReadReq_misses::tsunami.ide 173 # number of ReadReq misses
system.iocache.ReadReq_misses::total 173 # number of ReadReq misses
system.iocache.WriteReq_misses::tsunami.ide 41552 # number of WriteReq misses
system.iocache.WriteReq_misses::total 41552 # number of WriteReq misses
system.iocache.demand_misses::tsunami.ide 41725 # number of demand (read+write) misses
system.iocache.demand_misses::total 41725 # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide 41725 # number of overall misses
system.iocache.overall_misses::total 41725 # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide 19939998 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total 19939998 # number of ReadReq miss cycles
system.iocache.WriteReq_miss_latency::tsunami.ide 5720017806 # number of WriteReq miss cycles
system.iocache.WriteReq_miss_latency::total 5720017806 # number of WriteReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide 5739957804 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 5739957804 # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide 5739957804 # number of overall miss cycles
system.iocache.overall_miss_latency::total 5739957804 # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide 173 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 173 # number of ReadReq accesses(hits+misses)
system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total 41552 # number of WriteReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide 41725 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 41725 # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide 41725 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 41725 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteReq_miss_rate::tsunami.ide 1 # miss rate for WriteReq accesses
system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses
system.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 115260.104046 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115260.104046 # average ReadReq miss latency
system.iocache.WriteReq_avg_miss_latency::tsunami.ide 137659.265643 # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total 137659.265643 # average WriteReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 137566.394344 # average overall miss latency
system.iocache.demand_avg_miss_latency::total 137566.394344 # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 137566.394344 # average overall miss latency
system.iocache.overall_avg_miss_latency::total 137566.394344 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 64633068 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 10476 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs 6169.632302 # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.writebacks::writebacks 41512 # number of writebacks
system.iocache.writebacks::total 41512 # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide 173 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total 173 # number of ReadReq MSHR misses
system.iocache.WriteReq_mshr_misses::tsunami.ide 41552 # number of WriteReq MSHR misses
system.iocache.WriteReq_mshr_misses::total 41552 # number of WriteReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide 41725 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total 41725 # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide 41725 # number of overall MSHR misses
system.iocache.overall_mshr_misses::total 41725 # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 10943998 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total 10943998 # number of ReadReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 3559163998 # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::total 3559163998 # number of WriteReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide 3570107996 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total 3570107996 # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide 3570107996 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 3570107996 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses
system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 63260.104046 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 63260.104046 # average ReadReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 85655.660329 # average WriteReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::total 85655.660329 # average WriteReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 85562.803978 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 85562.803978 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 85562.803978 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 85562.803978 # average overall mshr miss latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages 298 # Number of full page size DMA writes.
system.disk0.dma_write_bytes 2651136 # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs 395 # Number of DMA write transactions.
system.disk2.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes.
system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs 1 # Number of DMA write transactions.
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.read_hits 9064877 # DTB read hits
system.cpu.dtb.read_misses 10317 # DTB read misses
system.cpu.dtb.read_acv 210 # DTB read access violations
system.cpu.dtb.read_accesses 728824 # DTB read accesses
system.cpu.dtb.write_hits 6356219 # DTB write hits
system.cpu.dtb.write_misses 1140 # DTB write misses
system.cpu.dtb.write_acv 157 # DTB write access violations
system.cpu.dtb.write_accesses 291929 # DTB write accesses
system.cpu.dtb.data_hits 15421096 # DTB hits
system.cpu.dtb.data_misses 11457 # DTB misses
system.cpu.dtb.data_acv 367 # DTB access violations
system.cpu.dtb.data_accesses 1020753 # DTB accesses
system.cpu.itb.fetch_hits 4974034 # ITB hits
system.cpu.itb.fetch_misses 4997 # ITB misses
system.cpu.itb.fetch_acv 184 # ITB acv
system.cpu.itb.fetch_accesses 4979031 # ITB accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.numCycles 3830985638 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 56182681 # Number of instructions committed
system.cpu.committedOps 56182681 # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses 52054721 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 324259 # Number of float alu accesses
system.cpu.num_func_calls 1483282 # number of times a function call or return occured
system.cpu.num_conditional_control_insts 6468098 # number of instructions that are conditional controls
system.cpu.num_int_insts 52054721 # number of integer instructions
system.cpu.num_fp_insts 324259 # number of float instructions
system.cpu.num_int_register_reads 71321767 # number of times the integer registers were read
system.cpu.num_int_register_writes 38521612 # number of times the integer registers were written
system.cpu.num_fp_register_reads 163543 # number of times the floating registers were read
system.cpu.num_fp_register_writes 166418 # number of times the floating registers were written
system.cpu.num_mem_refs 15473677 # number of memory refs
system.cpu.num_load_insts 9101706 # Number of load instructions
system.cpu.num_store_insts 6371971 # Number of store instructions
system.cpu.num_idle_cycles 3589415321.998127 # Number of idle cycles
system.cpu.num_busy_cycles 241570316.001874 # Number of busy cycles
system.cpu.not_idle_fraction 0.063057 # Percentage of non-idle cycles
system.cpu.idle_fraction 0.936943 # Percentage of idle cycles
system.cpu.kern.inst.arm 0 # number of arm instructions executed
system.cpu.kern.inst.quiesce 6374 # number of quiesce instructions executed
system.cpu.kern.inst.hwrei 211976 # number of hwrei instructions executed
system.cpu.kern.ipl_count::0 74903 40.89% 40.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21 131 0.07% 40.96% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22 1931 1.05% 42.02% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31 106219 57.98% 100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total 183184 # number of times we switched to this ipl
system.cpu.kern.ipl_good::0 73536 49.31% 49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21 131 0.09% 49.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22 1931 1.29% 50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31 73536 49.31% 100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total 149134 # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0 1857766748000 96.99% 96.99% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21 79985500 0.00% 96.99% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22 554565500 0.03% 97.02% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31 57090762000 2.98% 100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total 1915492061000 # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0 0.981750 # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31 0.692306 # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total 0.814121 # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2 8 2.45% 2.45% # number of syscalls executed
system.cpu.kern.syscall::3 30 9.20% 11.66% # number of syscalls executed
system.cpu.kern.syscall::4 4 1.23% 12.88% # number of syscalls executed
system.cpu.kern.syscall::6 42 12.88% 25.77% # number of syscalls executed
system.cpu.kern.syscall::12 1 0.31% 26.07% # number of syscalls executed
system.cpu.kern.syscall::15 1 0.31% 26.38% # number of syscalls executed
system.cpu.kern.syscall::17 15 4.60% 30.98% # number of syscalls executed
system.cpu.kern.syscall::19 10 3.07% 34.05% # number of syscalls executed
system.cpu.kern.syscall::20 6 1.84% 35.89% # number of syscalls executed
system.cpu.kern.syscall::23 4 1.23% 37.12% # number of syscalls executed
system.cpu.kern.syscall::24 6 1.84% 38.96% # number of syscalls executed
system.cpu.kern.syscall::33 11 3.37% 42.33% # number of syscalls executed
system.cpu.kern.syscall::41 2 0.61% 42.94% # number of syscalls executed
system.cpu.kern.syscall::45 54 16.56% 59.51% # number of syscalls executed
system.cpu.kern.syscall::47 6 1.84% 61.35% # number of syscalls executed
system.cpu.kern.syscall::48 10 3.07% 64.42% # number of syscalls executed
system.cpu.kern.syscall::54 10 3.07% 67.48% # number of syscalls executed
system.cpu.kern.syscall::58 1 0.31% 67.79% # number of syscalls executed
system.cpu.kern.syscall::59 7 2.15% 69.94% # number of syscalls executed
system.cpu.kern.syscall::71 54 16.56% 86.50% # number of syscalls executed
system.cpu.kern.syscall::73 3 0.92% 87.42% # number of syscalls executed
system.cpu.kern.syscall::74 16 4.91% 92.33% # number of syscalls executed
system.cpu.kern.syscall::87 1 0.31% 92.64% # number of syscalls executed
system.cpu.kern.syscall::90 3 0.92% 93.56% # number of syscalls executed
system.cpu.kern.syscall::92 9 2.76% 96.32% # number of syscalls executed
system.cpu.kern.syscall::97 2 0.61% 96.93% # number of syscalls executed
system.cpu.kern.syscall::98 2 0.61% 97.55% # number of syscalls executed
system.cpu.kern.syscall::132 4 1.23% 98.77% # number of syscalls executed
system.cpu.kern.syscall::144 2 0.61% 99.39% # number of syscalls executed
system.cpu.kern.syscall::147 2 0.61% 100.00% # number of syscalls executed
system.cpu.kern.syscall::total 326 # number of syscalls executed
system.cpu.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces 1 0.00% 0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen 1 0.00% 0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr 1 0.00% 0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx 4174 2.16% 2.17% # number of callpals executed
system.cpu.kern.callpal::tbi 54 0.03% 2.19% # number of callpals executed
system.cpu.kern.callpal::wrent 7 0.00% 2.20% # number of callpals executed
system.cpu.kern.callpal::swpipl 175965 91.22% 93.41% # number of callpals executed
system.cpu.kern.callpal::rdps 6832 3.54% 96.96% # number of callpals executed
system.cpu.kern.callpal::wrkgp 1 0.00% 96.96% # number of callpals executed
system.cpu.kern.callpal::wrusp 7 0.00% 96.96% # number of callpals executed
system.cpu.kern.callpal::rdusp 9 0.00% 96.97% # number of callpals executed
system.cpu.kern.callpal::whami 2 0.00% 96.97% # number of callpals executed
system.cpu.kern.callpal::rti 5156 2.67% 99.64% # number of callpals executed
system.cpu.kern.callpal::callsys 515 0.27% 99.91% # number of callpals executed
system.cpu.kern.callpal::imb 181 0.09% 100.00% # number of callpals executed
system.cpu.kern.callpal::total 192907 # number of callpals executed
system.cpu.kern.mode_switch::kernel 5900 # number of protection mode switches
system.cpu.kern.mode_switch::user 1740 # number of protection mode switches
system.cpu.kern.mode_switch::idle 2096 # number of protection mode switches
system.cpu.kern.mode_good::kernel 1909
system.cpu.kern.mode_good::user 1740
system.cpu.kern.mode_good::idle 169
system.cpu.kern.mode_switch_good::kernel 0.323559 # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user 1 # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle 0.080630 # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total 0.392153 # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel 45078055000 2.35% 2.35% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user 5087693000 0.27% 2.62% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle 1865326311000 97.38% 100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context 4175 # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi 0 # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi 0 # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk 0 # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk 0 # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU
system.tsunami.ethernet.droppedPackets 0 # number of packets dropped
system.cpu.icache.replacements 928006 # number of replacements
system.cpu.icache.tagsinuse 508.737243 # Cycle average of tags in use
system.cpu.icache.total_refs 55265829 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 928517 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 59.520535 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 35693107000 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 508.737243 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.993627 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.993627 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 55265829 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 55265829 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 55265829 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 55265829 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 55265829 # number of overall hits
system.cpu.icache.overall_hits::total 55265829 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 928677 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 928677 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 928677 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 928677 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 928677 # number of overall misses
system.cpu.icache.overall_misses::total 928677 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 13560162500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 13560162500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 13560162500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 13560162500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 13560162500 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 13560162500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 56194506 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 56194506 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 56194506 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 56194506 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 56194506 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 56194506 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.016526 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.016526 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.016526 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.016526 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.016526 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.016526 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14601.591834 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14601.591834 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14601.591834 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14601.591834 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14601.591834 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14601.591834 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.writebacks::writebacks 85 # number of writebacks
system.cpu.icache.writebacks::total 85 # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 928677 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 928677 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 928677 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 928677 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 928677 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 928677 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 10773446000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 10773446000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 10773446000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 10773446000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 10773446000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 10773446000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.016526 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.016526 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.016526 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.016526 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.016526 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.016526 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11600.853688 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11600.853688 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11600.853688 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11600.853688 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11600.853688 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11600.853688 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1390840 # number of replacements
system.cpu.dcache.tagsinuse 511.984022 # Cycle average of tags in use
system.cpu.dcache.total_refs 14048762 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 1391352 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 10.097202 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 84029000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 511.984022 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.999969 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.999969 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 7814456 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 7814456 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 5852131 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 5852131 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 182935 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 182935 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 199223 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 199223 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 13666587 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 13666587 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 13666587 # number of overall hits
system.cpu.dcache.overall_hits::total 13666587 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 1069547 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 1069547 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 304513 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 304513 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 17311 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 17311 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 1374060 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 1374060 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 1374060 # number of overall misses
system.cpu.dcache.overall_misses::total 1374060 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 26396026000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 26396026000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 9163670000 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 9163670000 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 245084000 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 245084000 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 35559696000 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 35559696000 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 35559696000 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 35559696000 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 8884003 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 8884003 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 6156644 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 6156644 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 200246 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 200246 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 199223 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 199223 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 15040647 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 15040647 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 15040647 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 15040647 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.120390 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.120390 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.049461 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.049461 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.086449 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.086449 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.091356 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.091356 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.091356 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.091356 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24679.631657 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24679.631657 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30092.869598 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30092.869598 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 14157.703195 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14157.703195 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 25879.289114 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25879.289114 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 25879.289114 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25879.289114 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 835506 # number of writebacks
system.cpu.dcache.writebacks::total 835506 # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1069547 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 1069547 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 304513 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 304513 # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 17311 # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total 17311 # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 1374060 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 1374060 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 1374060 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 1374060 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 23187340000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 23187340000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8250131000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 8250131000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 193151000 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 193151000 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 31437471000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 31437471000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 31437471000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 31437471000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 862763000 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 862763000 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 1199604500 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 1199604500 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 2062367500 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total 2062367500 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.120390 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.120390 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.049461 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.049461 # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.086449 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.086449 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.091356 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.091356 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.091356 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.091356 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 21679.589583 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21679.589583 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 27092.869598 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27092.869598 # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11157.703195 # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11157.703195 # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22879.256364 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22879.256364 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22879.256364 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22879.256364 # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|