blob: 46b5d4b73b37407cd9db1c6c7752bc36cc900c86 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
|
---------- Begin Simulation Statistics ----------
sim_seconds 2.669611 # Number of seconds simulated
sim_ticks 2669611225000 # Number of ticks simulated
final_tick 2669611225000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 868396 # Simulator instruction rate (inst/s)
host_op_rate 1110924 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 37821516206 # Simulator tick rate (ticks/s)
host_mem_usage 377896 # Number of bytes of host memory used
host_seconds 70.58 # Real time elapsed on the host
sim_insts 61295262 # Number of instructions simulated
sim_ops 78413959 # Number of ops (including micro ops) simulated
system.nvmem.bytes_read 68 # Number of bytes read from this memory
system.nvmem.bytes_inst_read 68 # Number of instructions bytes read from this memory
system.nvmem.bytes_written 0 # Number of bytes written to this memory
system.nvmem.num_reads 17 # Number of read requests responded to by this memory
system.nvmem.num_writes 0 # Number of write requests responded to by this memory
system.nvmem.num_other 0 # Number of other requests responded to by this memory
system.nvmem.bw_read 25 # Total read bandwidth from this memory (bytes/s)
system.nvmem.bw_inst_read 25 # Instruction read bandwidth from this memory (bytes/s)
system.nvmem.bw_total 25 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bytes_read 134334820 # Number of bytes read from this memory
system.physmem.bytes_inst_read 1003520 # Number of instructions bytes read from this memory
system.physmem.bytes_written 10194256 # Number of bytes written to this memory
system.physmem.num_reads 15523876 # Number of read requests responded to by this memory
system.physmem.num_writes 869239 # Number of write requests responded to by this memory
system.physmem.num_other 0 # Number of other requests responded to by this memory
system.physmem.bw_read 50319994 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read 375905 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write 3818629 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total 54138623 # Total bandwidth to/from this memory (bytes/s)
system.l2c.replacements 127749 # number of replacements
system.l2c.tagsinuse 26172.513439 # Cycle average of tags in use
system.l2c.total_refs 1540412 # Total number of references to valid blocks.
system.l2c.sampled_refs 157158 # Sample count of references to valid blocks.
system.l2c.avg_refs 9.801677 # Average number of references to valid blocks.
system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.l2c.occ_blocks::writebacks 15197.869059 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.dtb.walker 8.069070 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.itb.walker 0.114155 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.inst 2680.486069 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.data 3670.979885 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.dtb.walker 0.091092 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.itb.walker 0.000002 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.inst 2441.904066 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.data 2173.000042 # Average occupied blocks per requestor
system.l2c.occ_percent::writebacks 0.231901 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.dtb.walker 0.000123 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.itb.walker 0.000002 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.inst 0.040901 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.data 0.056015 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.dtb.walker 0.000001 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.itb.walker 0.000000 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.inst 0.037260 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.data 0.033157 # Average percentage of cache occupancy
system.l2c.occ_percent::total 0.399361 # Average percentage of cache occupancy
system.l2c.ReadReq_hits::cpu0.dtb.walker 4237 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.itb.walker 1502 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.inst 371106 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.data 191753 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.dtb.walker 4185 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.itb.walker 1874 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.inst 499097 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.data 157046 # number of ReadReq hits
system.l2c.ReadReq_hits::total 1230800 # number of ReadReq hits
system.l2c.Writeback_hits::writebacks 589400 # number of Writeback hits
system.l2c.Writeback_hits::total 589400 # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu0.data 1143 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data 692 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 1835 # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu0.data 168 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu1.data 186 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total 354 # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data 42506 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data 58554 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 101060 # number of ReadExReq hits
system.l2c.demand_hits::cpu0.dtb.walker 4237 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.itb.walker 1502 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.inst 371106 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 234259 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.dtb.walker 4185 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.itb.walker 1874 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 499097 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 215600 # number of demand (read+write) hits
system.l2c.demand_hits::total 1331860 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.dtb.walker 4237 # number of overall hits
system.l2c.overall_hits::cpu0.itb.walker 1502 # number of overall hits
system.l2c.overall_hits::cpu0.inst 371106 # number of overall hits
system.l2c.overall_hits::cpu0.data 234259 # number of overall hits
system.l2c.overall_hits::cpu1.dtb.walker 4185 # number of overall hits
system.l2c.overall_hits::cpu1.itb.walker 1874 # number of overall hits
system.l2c.overall_hits::cpu1.inst 499097 # number of overall hits
system.l2c.overall_hits::cpu1.data 215600 # number of overall hits
system.l2c.overall_hits::total 1331860 # number of overall hits
system.l2c.ReadReq_misses::cpu0.dtb.walker 24 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.itb.walker 14 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.inst 7728 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.data 10927 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.dtb.walker 8 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.itb.walker 4 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.inst 7533 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.data 8501 # number of ReadReq misses
system.l2c.ReadReq_misses::total 34739 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu0.data 3515 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data 5223 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 8738 # number of UpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu0.data 546 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu1.data 614 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::total 1160 # number of SCUpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 97324 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 51524 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 148848 # number of ReadExReq misses
system.l2c.demand_misses::cpu0.dtb.walker 24 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.itb.walker 14 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.inst 7728 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 108251 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.dtb.walker 8 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.itb.walker 4 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 7533 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 60025 # number of demand (read+write) misses
system.l2c.demand_misses::total 183587 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.dtb.walker 24 # number of overall misses
system.l2c.overall_misses::cpu0.itb.walker 14 # number of overall misses
system.l2c.overall_misses::cpu0.inst 7728 # number of overall misses
system.l2c.overall_misses::cpu0.data 108251 # number of overall misses
system.l2c.overall_misses::cpu1.dtb.walker 8 # number of overall misses
system.l2c.overall_misses::cpu1.itb.walker 4 # number of overall misses
system.l2c.overall_misses::cpu1.inst 7533 # number of overall misses
system.l2c.overall_misses::cpu1.data 60025 # number of overall misses
system.l2c.overall_misses::total 183587 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 1250500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.itb.walker 728500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.inst 402353500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.data 568569000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 416000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.itb.walker 208000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.inst 393731000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.data 445248000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 1812504500 # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu0.data 25676000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data 30795000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 56471000 # number of UpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu0.data 1664000 # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu1.data 4636000 # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::total 6300000 # number of SCUpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu0.data 5064009000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 2687534000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 7751543000 # number of ReadExReq miss cycles
system.l2c.demand_miss_latency::cpu0.dtb.walker 1250500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.itb.walker 728500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.inst 402353500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.data 5632578000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.dtb.walker 416000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.itb.walker 208000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst 393731000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 3132782000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 9564047500 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu0.dtb.walker 1250500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.itb.walker 728500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.inst 402353500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.data 5632578000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.dtb.walker 416000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.itb.walker 208000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst 393731000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 3132782000 # number of overall miss cycles
system.l2c.overall_miss_latency::total 9564047500 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0.dtb.walker 4261 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.itb.walker 1516 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.inst 378834 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.data 202680 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.dtb.walker 4193 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.itb.walker 1878 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.inst 506630 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.data 165547 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 1265539 # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 589400 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 589400 # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 4658 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 5915 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 10573 # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu0.data 714 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu1.data 800 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total 1514 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 139830 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 110078 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 249908 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.dtb.walker 4261 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.itb.walker 1516 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.inst 378834 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 342510 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.dtb.walker 4193 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.itb.walker 1878 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 506630 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 275625 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 1515447 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.dtb.walker 4261 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.itb.walker 1516 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 378834 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 342510 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.dtb.walker 4193 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.itb.walker 1878 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 506630 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 275625 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 1515447 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.005632 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.009235 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.inst 0.020399 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.data 0.053913 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.001908 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.002130 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.inst 0.014869 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.data 0.051351 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.754616 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.883009 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.764706 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.767500 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.696017 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.468068 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu0.dtb.walker 0.005632 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.itb.walker 0.009235 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.inst 0.020399 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.316052 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.dtb.walker 0.001908 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.itb.walker 0.002130 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.014869 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.217778 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.dtb.walker 0.005632 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.itb.walker 0.009235 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.inst 0.020399 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.316052 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.dtb.walker 0.001908 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.itb.walker 0.002130 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.014869 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.217778 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 52104.166667 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 52035.714286 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.inst 52064.376294 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.data 52033.403496 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 52000 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 52000 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.inst 52267.489712 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.data 52375.955770 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 7304.694168 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 5896.036760 # average UpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 3047.619048 # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 7550.488599 # average SCUpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu0.data 52032.479142 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 52160.818259 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 52104.166667 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.itb.walker 52035.714286 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.inst 52064.376294 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.data 52032.572447 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 52000 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.itb.walker 52000 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 52267.489712 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 52191.286964 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 52104.166667 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.itb.walker 52035.714286 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.inst 52064.376294 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.data 52032.572447 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 52000 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.itb.walker 52000 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 52267.489712 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 52191.286964 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 111955 # number of writebacks
system.l2c.writebacks::total 111955 # number of writebacks
system.l2c.ReadReq_mshr_hits::cpu0.inst 1 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu0.data 8 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::total 9 # number of ReadReq MSHR hits
system.l2c.demand_mshr_hits::cpu0.inst 1 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu0.data 8 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total 9 # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu0.inst 1 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu0.data 8 # number of overall MSHR hits
system.l2c.overall_mshr_hits::total 9 # number of overall MSHR hits
system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 24 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 14 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.inst 7727 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.data 10919 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 8 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.itb.walker 4 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.inst 7533 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.data 8501 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 34730 # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu0.data 3515 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data 5223 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 8738 # number of UpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 546 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 614 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::total 1160 # number of SCUpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu0.data 97324 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 51524 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 148848 # number of ReadExReq MSHR misses
system.l2c.demand_mshr_misses::cpu0.dtb.walker 24 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.itb.walker 14 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.inst 7727 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.data 108243 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.dtb.walker 8 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.itb.walker 4 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 7533 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 60025 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 183578 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu0.dtb.walker 24 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.itb.walker 14 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.inst 7727 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.data 108243 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.dtb.walker 8 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.itb.walker 4 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 7533 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 60025 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 183578 # number of overall MSHR misses
system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 962000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 560000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 309600000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.data 437141000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 320000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker 160000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 303331000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.data 343236000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 1395310000 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 140869500 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 209724000 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 350593500 # number of UpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 21887000 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 24659000 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::total 46546000 # number of SCUpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 3896121000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 2069246000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 5965367000 # number of ReadExReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 962000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 560000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.inst 309600000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.data 4333262000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 320000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.itb.walker 160000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 303331000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 2412482000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 7360677000 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 962000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 560000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.inst 309600000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.data 4333262000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 320000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.itb.walker 160000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 303331000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 2412482000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 7360677000 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 265520000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 8189961000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 3961000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 123467229000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 131926671000 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 30961750000 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 410629500 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 31372379500 # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 265520000 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.data 39151711000 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 3961000 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data 123877858500 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 163299050500 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.005632 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.009235 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.020397 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.053873 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.001908 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.002130 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.014869 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.051351 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.754616 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.883009 # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.764706 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.767500 # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.696017 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.468068 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.005632 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.009235 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.inst 0.020397 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.data 0.316029 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.001908 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.002130 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.014869 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.217778 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.005632 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.009235 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.inst 0.020397 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.data 0.316029 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.001908 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.002130 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.014869 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.217778 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 40083.333333 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 40000 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 40067.296493 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 40034.893305 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 40000 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 40000 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 40266.958715 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 40375.955770 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 40076.671408 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40153.934520 # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 40086.080586 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40161.237785 # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 40032.479142 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 40160.818259 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 40083.333333 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 40000 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 40067.296493 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.data 40032.722670 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 40000 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 40000 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 40266.958715 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 40191.286964 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 40083.333333 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 40000 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 40067.296493 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.data 40032.722670 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 40000 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 40000 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 40266.958715 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 40191.286964 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes.
system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs 0 # Number of DMA write transactions.
system.cpu0.dtb.inst_hits 0 # ITB inst hits
system.cpu0.dtb.inst_misses 0 # ITB inst misses
system.cpu0.dtb.read_hits 7857580 # DTB read hits
system.cpu0.dtb.read_misses 1898 # DTB read misses
system.cpu0.dtb.write_hits 6224259 # DTB write hits
system.cpu0.dtb.write_misses 1143 # DTB write misses
system.cpu0.dtb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries 1404 # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults 79 # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults 191 # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses 7859478 # DTB read accesses
system.cpu0.dtb.write_accesses 6225402 # DTB write accesses
system.cpu0.dtb.inst_accesses 0 # ITB inst accesses
system.cpu0.dtb.hits 14081839 # DTB hits
system.cpu0.dtb.misses 3041 # DTB misses
system.cpu0.dtb.accesses 14084880 # DTB accesses
system.cpu0.itb.inst_hits 35747911 # ITB inst hits
system.cpu0.itb.inst_misses 1204 # ITB inst misses
system.cpu0.itb.read_hits 0 # DTB read hits
system.cpu0.itb.read_misses 0 # DTB read misses
system.cpu0.itb.write_hits 0 # DTB write hits
system.cpu0.itb.write_misses 0 # DTB write misses
system.cpu0.itb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries 1262 # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses 0 # DTB read accesses
system.cpu0.itb.write_accesses 0 # DTB write accesses
system.cpu0.itb.inst_accesses 35749115 # ITB inst accesses
system.cpu0.itb.hits 35747911 # DTB hits
system.cpu0.itb.misses 1204 # DTB misses
system.cpu0.itb.accesses 35749115 # DTB accesses
system.cpu0.numCycles 5337805216 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.committedInsts 35373502 # Number of instructions committed
system.cpu0.committedOps 43969024 # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses 39881498 # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses 4107 # Number of float alu accesses
system.cpu0.num_func_calls 977479 # number of times a function call or return occured
system.cpu0.num_conditional_control_insts 4512711 # number of instructions that are conditional controls
system.cpu0.num_int_insts 39881498 # number of integer instructions
system.cpu0.num_fp_insts 4107 # number of float instructions
system.cpu0.num_int_register_reads 225043856 # number of times the integer registers were read
system.cpu0.num_int_register_writes 43158045 # number of times the integer registers were written
system.cpu0.num_fp_register_reads 3851 # number of times the floating registers were read
system.cpu0.num_fp_register_writes 256 # number of times the floating registers were written
system.cpu0.num_mem_refs 14677999 # number of memory refs
system.cpu0.num_load_insts 8148547 # Number of load instructions
system.cpu0.num_store_insts 6529452 # Number of store instructions
system.cpu0.num_idle_cycles 5107410781.564784 # Number of idle cycles
system.cpu0.num_busy_cycles 230394434.435216 # Number of busy cycles
system.cpu0.not_idle_fraction 0.043163 # Percentage of non-idle cycles
system.cpu0.idle_fraction 0.956837 # Percentage of idle cycles
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 38525 # number of quiesce instructions executed
system.cpu0.icache.replacements 380069 # number of replacements
system.cpu0.icache.tagsinuse 510.849663 # Cycle average of tags in use
system.cpu0.icache.total_refs 35367311 # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs 380581 # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs 92.929786 # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle 74921716000 # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::cpu0.inst 510.849663 # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::cpu0.inst 0.997753 # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total 0.997753 # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::cpu0.inst 35367311 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 35367311 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 35367311 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 35367311 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 35367311 # number of overall hits
system.cpu0.icache.overall_hits::total 35367311 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 380583 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 380583 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 380583 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 380583 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 380583 # number of overall misses
system.cpu0.icache.overall_misses::total 380583 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 5651439000 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 5651439000 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst 5651439000 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 5651439000 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst 5651439000 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 5651439000 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 35747894 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 35747894 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 35747894 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 35747894 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 35747894 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 35747894 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.010646 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.010646 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.010646 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14849.425749 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14849.425749 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14849.425749 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.cache_copies 0 # number of cache copies performed
system.cpu0.icache.writebacks::writebacks 12960 # number of writebacks
system.cpu0.icache.writebacks::total 12960 # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 380583 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 380583 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst 380583 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 380583 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst 380583 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 380583 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 4509188500 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 4509188500 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 4509188500 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 4509188500 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 4509188500 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 4509188500 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 351814000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 351814000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 351814000 # number of overall MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::total 351814000 # number of overall MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.010646 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.010646 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.010646 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11848.108034 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11848.108034 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11848.108034 # average overall mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.dcache.replacements 334596 # number of replacements
system.cpu0.dcache.tagsinuse 450.118381 # Cycle average of tags in use
system.cpu0.dcache.total_refs 12875674 # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs 335004 # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs 38.434389 # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle 663204000 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::cpu0.data 450.118381 # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::cpu0.data 0.879137 # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total 0.879137 # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::cpu0.data 7428609 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 7428609 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 5172633 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 5172633 # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 126778 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total 126778 # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data 127996 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total 127996 # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data 12601242 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 12601242 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 12601242 # number of overall hits
system.cpu0.dcache.overall_hits::total 12601242 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 217330 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 217330 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 155538 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 155538 # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 9456 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total 9456 # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data 8189 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total 8189 # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data 372868 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 372868 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 372868 # number of overall misses
system.cpu0.dcache.overall_misses::total 372868 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 3330686000 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 3330686000 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 6317758500 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 6317758500 # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 100249000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total 100249000 # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 70240000 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total 70240000 # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 9648444500 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 9648444500 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 9648444500 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 9648444500 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 7645939 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 7645939 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 5328171 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 5328171 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 136234 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total 136234 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 136185 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total 136185 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 12974110 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 12974110 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 12974110 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 12974110 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.028424 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.029192 # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.069410 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.060131 # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.028739 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.028739 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 15325.477385 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 40618.745901 # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 10601.628596 # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 8577.359873 # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 25876.300728 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 25876.300728 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks 294891 # number of writebacks
system.cpu0.dcache.writebacks::total 294891 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 217330 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 217330 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 155538 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 155538 # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 9456 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total 9456 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 8184 # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total 8184 # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data 372868 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 372868 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data 372868 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 372868 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2678673500 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2678673500 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 5851029000 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 5851029000 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 71881000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 71881000 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 45691000 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 45691000 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 1000 # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 1000 # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 8529702500 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 8529702500 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 8529702500 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 8529702500 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 9171180500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 9171180500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 40129379500 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 40129379500 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 49300560000 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 49300560000 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.028424 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.029192 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.069410 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.060095 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.028739 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.028739 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12325.373855 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 37618.003318 # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 7601.628596 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 5582.966764 # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data inf # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 22875.930624 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 22875.930624 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits 0 # ITB inst hits
system.cpu1.dtb.inst_misses 0 # ITB inst misses
system.cpu1.dtb.read_hits 7762496 # DTB read hits
system.cpu1.dtb.read_misses 5432 # DTB read misses
system.cpu1.dtb.write_hits 5411648 # DTB write hits
system.cpu1.dtb.write_misses 1096 # DTB write misses
system.cpu1.dtb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries 2346 # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults 166 # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults 261 # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses 7767928 # DTB read accesses
system.cpu1.dtb.write_accesses 5412744 # DTB write accesses
system.cpu1.dtb.inst_accesses 0 # ITB inst accesses
system.cpu1.dtb.hits 13174144 # DTB hits
system.cpu1.dtb.misses 6528 # DTB misses
system.cpu1.dtb.accesses 13180672 # DTB accesses
system.cpu1.itb.inst_hits 26848280 # ITB inst hits
system.cpu1.itb.inst_misses 3154 # ITB inst misses
system.cpu1.itb.read_hits 0 # DTB read hits
system.cpu1.itb.read_misses 0 # DTB read misses
system.cpu1.itb.write_hits 0 # DTB write hits
system.cpu1.itb.write_misses 0 # DTB write misses
system.cpu1.itb.flush_tlb 4 # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries 1544 # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses 0 # DTB read accesses
system.cpu1.itb.write_accesses 0 # DTB write accesses
system.cpu1.itb.inst_accesses 26851434 # ITB inst accesses
system.cpu1.itb.hits 26848280 # DTB hits
system.cpu1.itb.misses 3154 # DTB misses
system.cpu1.itb.accesses 26851434 # DTB accesses
system.cpu1.numCycles 5339222450 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.committedInsts 25921760 # Number of instructions committed
system.cpu1.committedOps 34444935 # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses 31033253 # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses 5714 # Number of float alu accesses
system.cpu1.num_func_calls 1093852 # number of times a function call or return occured
system.cpu1.num_conditional_control_insts 3362553 # number of instructions that are conditional controls
system.cpu1.num_int_insts 31033253 # number of integer instructions
system.cpu1.num_fp_insts 5714 # number of float instructions
system.cpu1.num_int_register_reads 181157193 # number of times the integer registers were read
system.cpu1.num_int_register_writes 32585304 # number of times the integer registers were written
system.cpu1.num_fp_register_reads 3770 # number of times the floating registers were read
system.cpu1.num_fp_register_writes 1948 # number of times the floating registers were written
system.cpu1.num_mem_refs 13796843 # number of memory refs
system.cpu1.num_load_insts 8139019 # Number of load instructions
system.cpu1.num_store_insts 5657824 # Number of store instructions
system.cpu1.num_idle_cycles 4950307250.068146 # Number of idle cycles
system.cpu1.num_busy_cycles 388915199.931854 # Number of busy cycles
system.cpu1.not_idle_fraction 0.072841 # Percentage of non-idle cycles
system.cpu1.idle_fraction 0.927159 # Percentage of idle cycles
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
system.cpu1.kern.inst.quiesce 53838 # number of quiesce instructions executed
system.cpu1.icache.replacements 508221 # number of replacements
system.cpu1.icache.tagsinuse 497.375159 # Cycle average of tags in use
system.cpu1.icache.total_refs 26339543 # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs 508733 # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs 51.774788 # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle 191336880000 # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::cpu1.inst 497.375159 # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::cpu1.inst 0.971436 # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total 0.971436 # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::cpu1.inst 26339543 # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total 26339543 # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst 26339543 # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total 26339543 # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst 26339543 # number of overall hits
system.cpu1.icache.overall_hits::total 26339543 # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst 508733 # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total 508733 # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst 508733 # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total 508733 # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst 508733 # number of overall misses
system.cpu1.icache.overall_misses::total 508733 # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 7436442000 # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 7436442000 # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst 7436442000 # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 7436442000 # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst 7436442000 # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 7436442000 # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst 26848276 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total 26848276 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst 26848276 # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total 26848276 # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst 26848276 # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total 26848276 # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.018948 # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst 0.018948 # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst 0.018948 # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 14617.573462 # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 14617.573462 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 14617.573462 # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu1.icache.fast_writes 0 # number of fast writes performed
system.cpu1.icache.cache_copies 0 # number of cache copies performed
system.cpu1.icache.writebacks::writebacks 27998 # number of writebacks
system.cpu1.icache.writebacks::total 27998 # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 508733 # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total 508733 # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst 508733 # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total 508733 # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst 508733 # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total 508733 # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 5908060000 # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 5908060000 # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 5908060000 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 5908060000 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 5908060000 # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 5908060000 # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 5250000 # number of ReadReq MSHR uncacheable cycles
system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 5250000 # number of ReadReq MSHR uncacheable cycles
system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 5250000 # number of overall MSHR uncacheable cycles
system.cpu1.icache.overall_mshr_uncacheable_latency::total 5250000 # number of overall MSHR uncacheable cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.018948 # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.018948 # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.018948 # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11613.282409 # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11613.282409 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11613.282409 # average overall mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency
system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency
system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dcache.replacements 295754 # number of replacements
system.cpu1.dcache.tagsinuse 467.166427 # Cycle average of tags in use
system.cpu1.dcache.total_refs 11737107 # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs 296266 # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs 39.616787 # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle 75924171000 # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::cpu1.data 467.166427 # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::cpu1.data 0.912434 # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total 0.912434 # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::cpu1.data 6345290 # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total 6345290 # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data 5152610 # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total 5152610 # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 104795 # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total 104795 # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data 106403 # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total 106403 # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data 11497900 # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total 11497900 # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data 11497900 # number of overall hits
system.cpu1.dcache.overall_hits::total 11497900 # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data 188245 # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total 188245 # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data 137493 # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total 137493 # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 11557 # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total 11557 # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data 9906 # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total 9906 # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data 325738 # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total 325738 # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data 325738 # number of overall misses
system.cpu1.dcache.overall_misses::total 325738 # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 2729023500 # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2729023500 # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 4123985000 # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 4123985000 # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 131721000 # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total 131721000 # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 82493000 # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total 82493000 # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data 6853008500 # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 6853008500 # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data 6853008500 # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 6853008500 # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data 6533535 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total 6533535 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data 5290103 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total 5290103 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 116352 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total 116352 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 116309 # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total 116309 # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data 11823638 # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total 11823638 # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data 11823638 # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total 11823638 # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.028812 # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.025991 # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.099328 # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.085170 # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data 0.027550 # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data 0.027550 # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14497.189832 # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 29994.145156 # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 11397.508004 # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 8327.579245 # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 21038.406634 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 21038.406634 # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes 0 # number of fast writes performed
system.cpu1.dcache.cache_copies 0 # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks 253551 # number of writebacks
system.cpu1.dcache.writebacks::total 253551 # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 188245 # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total 188245 # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 137493 # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total 137493 # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 11557 # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total 11557 # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 9900 # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total 9900 # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data 325738 # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total 325738 # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data 325738 # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total 325738 # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 2164153000 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2164153000 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 3711466500 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 3711466500 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 97050000 # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 97050000 # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 52793000 # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 52793000 # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 5875619500 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 5875619500 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 5875619500 # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 5875619500 # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 137931975000 # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 137931975000 # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 470526000 # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 470526000 # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 138402501000 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total 138402501000 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.028812 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.025991 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.099328 # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.085118 # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.027550 # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.027550 # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 11496.470026 # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 26993.857869 # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 8397.508004 # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 5332.626263 # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 18037.869392 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 18037.869392 # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.iocache.replacements 0 # number of replacements
system.iocache.tagsinuse 0 # Cycle average of tags in use
system.iocache.total_refs 0 # Total number of references to valid blocks.
system.iocache.sampled_refs 0 # Sample count of references to valid blocks.
system.iocache.avg_refs no_value # Average number of references to valid blocks.
system.iocache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1342252853622 # number of ReadReq MSHR uncacheable cycles
system.iocache.ReadReq_mshr_uncacheable_latency::total 1342252853622 # number of ReadReq MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1342252853622 # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::total 1342252853622 # number of overall MSHR uncacheable cycles
system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|