blob: 48b4550799fc1accf6a1d260af23580a705ebd0c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
|
---------- Begin Simulation Statistics ----------
sim_seconds 2.616536 # Number of seconds simulated
sim_ticks 2616536483000 # Number of ticks simulated
final_tick 2616536483000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 317845 # Simulator instruction rate (inst/s)
host_op_rate 404472 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 13815397020 # Simulator tick rate (ticks/s)
host_mem_usage 476964 # Number of bytes of host memory used
host_seconds 189.39 # Real time elapsed on the host
sim_insts 60197590 # Number of instructions simulated
sim_ops 76603983 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.realview.nvmem.bytes_read::cpu.inst 20 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total 20 # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu.inst 20 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total 20 # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu.inst 5 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total 5 # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu.inst 8 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total 8 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu.inst 8 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total 8 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu.inst 8 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total 8 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bytes_read::realview.clcd 122683392 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.dtb.walker 320 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.itb.walker 128 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst 703944 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 9089752 # Number of bytes read from this memory
system.physmem.bytes_read::total 132477536 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 703944 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 703944 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 3706176 # Number of bytes written to this memory
system.physmem.bytes_written::cpu.data 3016072 # Number of bytes written to this memory
system.physmem.bytes_written::total 6722248 # Number of bytes written to this memory
system.physmem.num_reads::realview.clcd 15335424 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.dtb.walker 5 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.itb.walker 2 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst 17211 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 142063 # Number of read requests responded to by this memory
system.physmem.num_reads::total 15494705 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 57909 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data 754018 # Number of write requests responded to by this memory
system.physmem.num_writes::total 811927 # Number of write requests responded to by this memory
system.physmem.bw_read::realview.clcd 46887705 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.dtb.walker 122 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.itb.walker 49 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst 269037 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 3473963 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 50630877 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 269037 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 269037 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 1416443 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu.data 1152696 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 2569140 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 1416443 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.clcd 46887705 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.dtb.walker 122 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.itb.walker 49 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 269037 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 4626660 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 53200016 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 15494705 # Number of read requests accepted
system.physmem.writeReqs 811927 # Number of write requests accepted
system.physmem.readBursts 15494705 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 811927 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 991556032 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 105088 # Total number of bytes read from write queue
system.physmem.bytesWritten 6843648 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 132477536 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 6722248 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 1642 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 704975 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 4515 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 967983 # Per bank write bursts
system.physmem.perBankRdBursts::1 967714 # Per bank write bursts
system.physmem.perBankRdBursts::2 967672 # Per bank write bursts
system.physmem.perBankRdBursts::3 967769 # Per bank write bursts
system.physmem.perBankRdBursts::4 974609 # Per bank write bursts
system.physmem.perBankRdBursts::5 968229 # Per bank write bursts
system.physmem.perBankRdBursts::6 967807 # Per bank write bursts
system.physmem.perBankRdBursts::7 967736 # Per bank write bursts
system.physmem.perBankRdBursts::8 968546 # Per bank write bursts
system.physmem.perBankRdBursts::9 968137 # Per bank write bursts
system.physmem.perBankRdBursts::10 967949 # Per bank write bursts
system.physmem.perBankRdBursts::11 967746 # Per bank write bursts
system.physmem.perBankRdBursts::12 967851 # Per bank write bursts
system.physmem.perBankRdBursts::13 967741 # Per bank write bursts
system.physmem.perBankRdBursts::14 967778 # Per bank write bursts
system.physmem.perBankRdBursts::15 967796 # Per bank write bursts
system.physmem.perBankWrBursts::0 6610 # Per bank write bursts
system.physmem.perBankWrBursts::1 6410 # Per bank write bursts
system.physmem.perBankWrBursts::2 6422 # Per bank write bursts
system.physmem.perBankWrBursts::3 6344 # Per bank write bursts
system.physmem.perBankWrBursts::4 6906 # Per bank write bursts
system.physmem.perBankWrBursts::5 7096 # Per bank write bursts
system.physmem.perBankWrBursts::6 6901 # Per bank write bursts
system.physmem.perBankWrBursts::7 6892 # Per bank write bursts
system.physmem.perBankWrBursts::8 7193 # Per bank write bursts
system.physmem.perBankWrBursts::9 6845 # Per bank write bursts
system.physmem.perBankWrBursts::10 6667 # Per bank write bursts
system.physmem.perBankWrBursts::11 6550 # Per bank write bursts
system.physmem.perBankWrBursts::12 6596 # Per bank write bursts
system.physmem.perBankWrBursts::13 6392 # Per bank write bursts
system.physmem.perBankWrBursts::14 6532 # Per bank write bursts
system.physmem.perBankWrBursts::15 6576 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 2616532122000 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 6664 # Read request sizes (log2)
system.physmem.readPktSize::3 15335424 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 152617 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 754018 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 57909 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 1247001 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 1099674 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 1103822 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 3738072 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 2684241 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 2677986 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 2686359 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 54486 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 57692 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 20800 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 20766 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 20672 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 20426 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 20356 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 20289 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 20260 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 161 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 4861 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 4863 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 4862 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 4862 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 4863 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 4861 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 4862 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 4861 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 4861 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 4861 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 4861 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 4861 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 4862 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 4861 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 4862 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 4861 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 4861 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 4861 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 4861 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 4861 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 4862 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 4861 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 89676 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 11133.405772 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 1028.811660 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 16712.159564 # Bytes accessed per row activation
system.physmem.bytesPerActivate::64-71 23202 25.87% 25.87% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-135 14564 16.24% 42.11% # Bytes accessed per row activation
system.physmem.bytesPerActivate::192-199 2857 3.19% 45.30% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-263 2044 2.28% 47.58% # Bytes accessed per row activation
system.physmem.bytesPerActivate::320-327 1359 1.52% 49.09% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-391 1218 1.36% 50.45% # Bytes accessed per row activation
system.physmem.bytesPerActivate::448-455 957 1.07% 51.52% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-519 1129 1.26% 52.78% # Bytes accessed per row activation
system.physmem.bytesPerActivate::576-583 646 0.72% 53.50% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-647 589 0.66% 54.16% # Bytes accessed per row activation
system.physmem.bytesPerActivate::704-711 513 0.57% 54.73% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-775 690 0.77% 55.50% # Bytes accessed per row activation
system.physmem.bytesPerActivate::832-839 338 0.38% 55.87% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-903 262 0.29% 56.17% # Bytes accessed per row activation
system.physmem.bytesPerActivate::960-967 213 0.24% 56.40% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1031 726 0.81% 57.21% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1088-1095 156 0.17% 57.39% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1152-1159 151 0.17% 57.56% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1216-1223 136 0.15% 57.71% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1280-1287 156 0.17% 57.88% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1344-1351 102 0.11% 58.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1408-1415 2292 2.56% 60.55% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1472-1479 101 0.11% 60.66% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1536-1543 177 0.20% 60.86% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1600-1607 63 0.07% 60.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1664-1671 60 0.07% 61.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1728-1735 44 0.05% 61.05% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1792-1799 133 0.15% 61.20% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1856-1863 30 0.03% 61.23% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1920-1927 30 0.03% 61.26% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1984-1991 25 0.03% 61.29% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2048-2055 303 0.34% 61.63% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2112-2119 18 0.02% 61.65% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2176-2183 33 0.04% 61.69% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2240-2247 13 0.01% 61.70% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2304-2311 97 0.11% 61.81% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2368-2375 22 0.02% 61.83% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2432-2439 14 0.02% 61.85% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2496-2503 28 0.03% 61.88% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2560-2567 86 0.10% 61.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2624-2631 7 0.01% 61.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2688-2695 19 0.02% 62.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2752-2759 14 0.02% 62.02% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2816-2823 158 0.18% 62.20% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2880-2887 14 0.02% 62.21% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2944-2951 9 0.01% 62.22% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3008-3015 13 0.01% 62.24% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3072-3079 370 0.41% 62.65% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3136-3143 11 0.01% 62.66% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3200-3207 17 0.02% 62.68% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3264-3271 15 0.02% 62.70% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3328-3335 154 0.17% 62.87% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3392-3399 14 0.02% 62.88% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3456-3463 19 0.02% 62.91% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3520-3527 9 0.01% 62.92% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3584-3591 102 0.11% 63.03% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3648-3655 12 0.01% 63.04% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3712-3719 13 0.01% 63.06% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3776-3783 37 0.04% 63.10% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3840-3847 95 0.11% 63.20% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3904-3911 13 0.01% 63.22% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3968-3975 13 0.01% 63.23% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4032-4039 11 0.01% 63.25% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4096-4103 225 0.25% 63.50% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4160-4167 9 0.01% 63.51% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4224-4231 10 0.01% 63.52% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4288-4295 6 0.01% 63.52% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4352-4359 165 0.18% 63.71% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4416-4423 6 0.01% 63.71% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4480-4487 9 0.01% 63.72% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4544-4551 10 0.01% 63.74% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4608-4615 83 0.09% 63.83% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4672-4679 7 0.01% 63.84% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4736-4743 6 0.01% 63.84% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4800-4807 10 0.01% 63.85% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4864-4871 88 0.10% 63.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4928-4935 8 0.01% 63.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4992-4999 11 0.01% 63.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5056-5063 7 0.01% 63.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5120-5127 435 0.49% 64.47% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5184-5191 9 0.01% 64.48% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5248-5255 6 0.01% 64.48% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5312-5319 9 0.01% 64.49% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5376-5383 26 0.03% 64.52% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5440-5447 18 0.02% 64.54% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5504-5511 67 0.07% 64.62% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5568-5575 8 0.01% 64.63% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5632-5639 280 0.31% 64.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5696-5703 1 0.00% 64.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5824-5831 1 0.00% 64.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5888-5895 72 0.08% 65.02% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6016-6023 2 0.00% 65.02% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6144-6151 269 0.30% 65.32% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6208-6215 1 0.00% 65.32% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6400-6407 20 0.02% 65.35% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6528-6535 3 0.00% 65.35% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6592-6599 1 0.00% 65.35% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6656-6663 83 0.09% 65.44% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6784-6791 3 0.00% 65.45% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6912-6919 142 0.16% 65.61% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6976-6983 1 0.00% 65.61% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7040-7047 2 0.00% 65.61% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7168-7175 412 0.46% 66.07% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7232-7239 1 0.00% 66.07% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7424-7431 84 0.09% 66.16% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7616-7623 1 0.00% 66.16% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7680-7687 29 0.03% 66.20% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7808-7815 1 0.00% 66.20% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7936-7943 77 0.09% 66.28% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8064-8071 2 0.00% 66.29% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8192-8199 401 0.45% 66.73% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8256-8263 2 0.00% 66.73% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8320-8327 1 0.00% 66.74% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8448-8455 79 0.09% 66.82% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8704-8711 24 0.03% 66.85% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8832-8839 1 0.00% 66.85% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8960-8967 82 0.09% 66.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9024-9031 1 0.00% 66.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9088-9095 5 0.01% 66.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9216-9223 407 0.45% 67.40% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9472-9479 149 0.17% 67.57% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9728-9735 87 0.10% 67.67% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9920-9927 1 0.00% 67.67% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9984-9991 18 0.02% 67.69% # Bytes accessed per row activation
system.physmem.bytesPerActivate::10048-10055 1 0.00% 67.69% # Bytes accessed per row activation
system.physmem.bytesPerActivate::10112-10119 2 0.00% 67.69% # Bytes accessed per row activation
system.physmem.bytesPerActivate::10240-10247 273 0.30% 68.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::10496-10503 68 0.08% 68.07% # Bytes accessed per row activation
system.physmem.bytesPerActivate::10624-10631 1 0.00% 68.07% # Bytes accessed per row activation
system.physmem.bytesPerActivate::10752-10759 146 0.16% 68.24% # Bytes accessed per row activation
system.physmem.bytesPerActivate::11008-11015 19 0.02% 68.26% # Bytes accessed per row activation
system.physmem.bytesPerActivate::11072-11079 1 0.00% 68.26% # Bytes accessed per row activation
system.physmem.bytesPerActivate::11136-11143 6 0.01% 68.26% # Bytes accessed per row activation
system.physmem.bytesPerActivate::11264-11271 429 0.48% 68.74% # Bytes accessed per row activation
system.physmem.bytesPerActivate::11520-11527 85 0.09% 68.84% # Bytes accessed per row activation
system.physmem.bytesPerActivate::11776-11783 79 0.09% 68.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::12032-12039 159 0.18% 69.10% # Bytes accessed per row activation
system.physmem.bytesPerActivate::12160-12167 2 0.00% 69.11% # Bytes accessed per row activation
system.physmem.bytesPerActivate::12288-12295 208 0.23% 69.34% # Bytes accessed per row activation
system.physmem.bytesPerActivate::12352-12359 1 0.00% 69.34% # Bytes accessed per row activation
system.physmem.bytesPerActivate::12544-12551 83 0.09% 69.43% # Bytes accessed per row activation
system.physmem.bytesPerActivate::12800-12807 89 0.10% 69.53% # Bytes accessed per row activation
system.physmem.bytesPerActivate::12928-12935 2 0.00% 69.53% # Bytes accessed per row activation
system.physmem.bytesPerActivate::12992-12999 1 0.00% 69.53% # Bytes accessed per row activation
system.physmem.bytesPerActivate::13056-13063 144 0.16% 69.69% # Bytes accessed per row activation
system.physmem.bytesPerActivate::13184-13191 3 0.00% 69.70% # Bytes accessed per row activation
system.physmem.bytesPerActivate::13312-13319 350 0.39% 70.09% # Bytes accessed per row activation
system.physmem.bytesPerActivate::13440-13447 2 0.00% 70.09% # Bytes accessed per row activation
system.physmem.bytesPerActivate::13568-13575 146 0.16% 70.25% # Bytes accessed per row activation
system.physmem.bytesPerActivate::13824-13831 72 0.08% 70.33% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14080-14087 82 0.09% 70.42% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14208-14215 3 0.00% 70.43% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14336-14343 280 0.31% 70.74% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14400-14407 1 0.00% 70.74% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14464-14471 1 0.00% 70.74% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14592-14599 93 0.10% 70.85% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14656-14663 1 0.00% 70.85% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14848-14855 92 0.10% 70.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14912-14919 1 0.00% 70.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14976-14983 1 0.00% 70.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15104-15111 13 0.01% 70.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15168-15175 1 0.00% 70.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15232-15239 4 0.00% 70.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15360-15367 493 0.55% 71.52% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15616-15623 74 0.08% 71.60% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15744-15751 2 0.00% 71.61% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15872-15879 141 0.16% 71.76% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16128-16135 76 0.08% 71.85% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16192-16199 1 0.00% 71.85% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16256-16263 11 0.01% 71.86% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16384-16391 534 0.60% 72.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16640-16647 75 0.08% 72.54% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16704-16711 1 0.00% 72.54% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16768-16775 2 0.00% 72.54% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16896-16903 148 0.17% 72.71% # Bytes accessed per row activation
system.physmem.bytesPerActivate::17152-17159 79 0.09% 72.80% # Bytes accessed per row activation
system.physmem.bytesPerActivate::17280-17287 3 0.00% 72.80% # Bytes accessed per row activation
system.physmem.bytesPerActivate::17408-17415 492 0.55% 73.35% # Bytes accessed per row activation
system.physmem.bytesPerActivate::17664-17671 15 0.02% 73.37% # Bytes accessed per row activation
system.physmem.bytesPerActivate::17920-17927 87 0.10% 73.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::18048-18055 2 0.00% 73.47% # Bytes accessed per row activation
system.physmem.bytesPerActivate::18176-18183 100 0.11% 73.58% # Bytes accessed per row activation
system.physmem.bytesPerActivate::18240-18247 1 0.00% 73.58% # Bytes accessed per row activation
system.physmem.bytesPerActivate::18304-18311 2 0.00% 73.58% # Bytes accessed per row activation
system.physmem.bytesPerActivate::18432-18439 274 0.31% 73.89% # Bytes accessed per row activation
system.physmem.bytesPerActivate::18560-18567 1 0.00% 73.89% # Bytes accessed per row activation
system.physmem.bytesPerActivate::18688-18695 80 0.09% 73.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::18816-18823 1 0.00% 73.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::18944-18951 72 0.08% 74.06% # Bytes accessed per row activation
system.physmem.bytesPerActivate::19008-19015 1 0.00% 74.06% # Bytes accessed per row activation
system.physmem.bytesPerActivate::19072-19079 1 0.00% 74.06% # Bytes accessed per row activation
system.physmem.bytesPerActivate::19200-19207 144 0.16% 74.22% # Bytes accessed per row activation
system.physmem.bytesPerActivate::19328-19335 3 0.00% 74.22% # Bytes accessed per row activation
system.physmem.bytesPerActivate::19392-19399 2 0.00% 74.23% # Bytes accessed per row activation
system.physmem.bytesPerActivate::19456-19463 350 0.39% 74.62% # Bytes accessed per row activation
system.physmem.bytesPerActivate::19584-19591 2 0.00% 74.62% # Bytes accessed per row activation
system.physmem.bytesPerActivate::19712-19719 134 0.15% 74.77% # Bytes accessed per row activation
system.physmem.bytesPerActivate::19776-19783 1 0.00% 74.77% # Bytes accessed per row activation
system.physmem.bytesPerActivate::19968-19975 89 0.10% 74.87% # Bytes accessed per row activation
system.physmem.bytesPerActivate::20160-20167 2 0.00% 74.87% # Bytes accessed per row activation
system.physmem.bytesPerActivate::20224-20231 82 0.09% 74.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::20352-20359 5 0.01% 74.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::20416-20423 2 0.00% 74.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::20480-20487 211 0.24% 75.21% # Bytes accessed per row activation
system.physmem.bytesPerActivate::20736-20743 155 0.17% 75.38% # Bytes accessed per row activation
system.physmem.bytesPerActivate::20992-20999 77 0.09% 75.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::21184-21191 1 0.00% 75.47% # Bytes accessed per row activation
system.physmem.bytesPerActivate::21248-21255 82 0.09% 75.56% # Bytes accessed per row activation
system.physmem.bytesPerActivate::21312-21319 2 0.00% 75.56% # Bytes accessed per row activation
system.physmem.bytesPerActivate::21376-21383 4 0.00% 75.56% # Bytes accessed per row activation
system.physmem.bytesPerActivate::21504-21511 418 0.47% 76.03% # Bytes accessed per row activation
system.physmem.bytesPerActivate::21760-21767 17 0.02% 76.05% # Bytes accessed per row activation
system.physmem.bytesPerActivate::21888-21895 1 0.00% 76.05% # Bytes accessed per row activation
system.physmem.bytesPerActivate::22016-22023 143 0.16% 76.21% # Bytes accessed per row activation
system.physmem.bytesPerActivate::22208-22215 1 0.00% 76.21% # Bytes accessed per row activation
system.physmem.bytesPerActivate::22272-22279 76 0.08% 76.29% # Bytes accessed per row activation
system.physmem.bytesPerActivate::22336-22343 1 0.00% 76.30% # Bytes accessed per row activation
system.physmem.bytesPerActivate::22400-22407 5 0.01% 76.30% # Bytes accessed per row activation
system.physmem.bytesPerActivate::22528-22535 264 0.29% 76.60% # Bytes accessed per row activation
system.physmem.bytesPerActivate::22784-22791 24 0.03% 76.62% # Bytes accessed per row activation
system.physmem.bytesPerActivate::23040-23047 84 0.09% 76.72% # Bytes accessed per row activation
system.physmem.bytesPerActivate::23168-23175 1 0.00% 76.72% # Bytes accessed per row activation
system.physmem.bytesPerActivate::23296-23303 139 0.16% 76.87% # Bytes accessed per row activation
system.physmem.bytesPerActivate::23424-23431 3 0.00% 76.88% # Bytes accessed per row activation
system.physmem.bytesPerActivate::23552-23559 413 0.46% 77.34% # Bytes accessed per row activation
system.physmem.bytesPerActivate::23680-23687 1 0.00% 77.34% # Bytes accessed per row activation
system.physmem.bytesPerActivate::23808-23815 81 0.09% 77.43% # Bytes accessed per row activation
system.physmem.bytesPerActivate::24064-24071 25 0.03% 77.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::24128-24135 1 0.00% 77.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::24256-24263 1 0.00% 77.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::24320-24327 79 0.09% 77.55% # Bytes accessed per row activation
system.physmem.bytesPerActivate::24448-24455 3 0.00% 77.55% # Bytes accessed per row activation
system.physmem.bytesPerActivate::24576-24583 398 0.44% 77.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::24704-24711 2 0.00% 78.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::24832-24839 75 0.08% 78.08% # Bytes accessed per row activation
system.physmem.bytesPerActivate::25088-25095 20 0.02% 78.10% # Bytes accessed per row activation
system.physmem.bytesPerActivate::25344-25351 86 0.10% 78.20% # Bytes accessed per row activation
system.physmem.bytesPerActivate::25472-25479 3 0.00% 78.20% # Bytes accessed per row activation
system.physmem.bytesPerActivate::25600-25607 409 0.46% 78.66% # Bytes accessed per row activation
system.physmem.bytesPerActivate::25728-25735 1 0.00% 78.66% # Bytes accessed per row activation
system.physmem.bytesPerActivate::25856-25863 141 0.16% 78.81% # Bytes accessed per row activation
system.physmem.bytesPerActivate::25920-25927 1 0.00% 78.82% # Bytes accessed per row activation
system.physmem.bytesPerActivate::25984-25991 1 0.00% 78.82% # Bytes accessed per row activation
system.physmem.bytesPerActivate::26112-26119 89 0.10% 78.92% # Bytes accessed per row activation
system.physmem.bytesPerActivate::26240-26247 1 0.00% 78.92% # Bytes accessed per row activation
system.physmem.bytesPerActivate::26304-26311 1 0.00% 78.92% # Bytes accessed per row activation
system.physmem.bytesPerActivate::26368-26375 21 0.02% 78.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::26496-26503 3 0.00% 78.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::26624-26631 271 0.30% 79.25% # Bytes accessed per row activation
system.physmem.bytesPerActivate::26688-26695 2 0.00% 79.25% # Bytes accessed per row activation
system.physmem.bytesPerActivate::26880-26887 70 0.08% 79.33% # Bytes accessed per row activation
system.physmem.bytesPerActivate::27008-27015 2 0.00% 79.33% # Bytes accessed per row activation
system.physmem.bytesPerActivate::27136-27143 141 0.16% 79.49% # Bytes accessed per row activation
system.physmem.bytesPerActivate::27392-27399 22 0.02% 79.51% # Bytes accessed per row activation
system.physmem.bytesPerActivate::27520-27527 1 0.00% 79.51% # Bytes accessed per row activation
system.physmem.bytesPerActivate::27584-27591 1 0.00% 79.51% # Bytes accessed per row activation
system.physmem.bytesPerActivate::27648-27655 415 0.46% 79.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::27776-27783 1 0.00% 79.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::27904-27911 83 0.09% 80.07% # Bytes accessed per row activation
system.physmem.bytesPerActivate::27968-27975 2 0.00% 80.07% # Bytes accessed per row activation
system.physmem.bytesPerActivate::28032-28039 1 0.00% 80.07% # Bytes accessed per row activation
system.physmem.bytesPerActivate::28160-28167 75 0.08% 80.16% # Bytes accessed per row activation
system.physmem.bytesPerActivate::28288-28295 1 0.00% 80.16% # Bytes accessed per row activation
system.physmem.bytesPerActivate::28352-28359 1 0.00% 80.16% # Bytes accessed per row activation
system.physmem.bytesPerActivate::28416-28423 159 0.18% 80.34% # Bytes accessed per row activation
system.physmem.bytesPerActivate::28544-28551 2 0.00% 80.34% # Bytes accessed per row activation
system.physmem.bytesPerActivate::28672-28679 210 0.23% 80.57% # Bytes accessed per row activation
system.physmem.bytesPerActivate::28928-28935 77 0.09% 80.66% # Bytes accessed per row activation
system.physmem.bytesPerActivate::28992-28999 1 0.00% 80.66% # Bytes accessed per row activation
system.physmem.bytesPerActivate::29120-29127 1 0.00% 80.66% # Bytes accessed per row activation
system.physmem.bytesPerActivate::29184-29191 89 0.10% 80.76% # Bytes accessed per row activation
system.physmem.bytesPerActivate::29248-29255 1 0.00% 80.76% # Bytes accessed per row activation
system.physmem.bytesPerActivate::29312-29319 2 0.00% 80.76% # Bytes accessed per row activation
system.physmem.bytesPerActivate::29440-29447 136 0.15% 80.92% # Bytes accessed per row activation
system.physmem.bytesPerActivate::29568-29575 1 0.00% 80.92% # Bytes accessed per row activation
system.physmem.bytesPerActivate::29696-29703 347 0.39% 81.30% # Bytes accessed per row activation
system.physmem.bytesPerActivate::29824-29831 1 0.00% 81.30% # Bytes accessed per row activation
system.physmem.bytesPerActivate::29888-29895 1 0.00% 81.31% # Bytes accessed per row activation
system.physmem.bytesPerActivate::29952-29959 141 0.16% 81.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::30080-30087 2 0.00% 81.47% # Bytes accessed per row activation
system.physmem.bytesPerActivate::30144-30151 1 0.00% 81.47% # Bytes accessed per row activation
system.physmem.bytesPerActivate::30208-30215 71 0.08% 81.55% # Bytes accessed per row activation
system.physmem.bytesPerActivate::30336-30343 1 0.00% 81.55% # Bytes accessed per row activation
system.physmem.bytesPerActivate::30400-30407 2 0.00% 81.55% # Bytes accessed per row activation
system.physmem.bytesPerActivate::30464-30471 80 0.09% 81.64% # Bytes accessed per row activation
system.physmem.bytesPerActivate::30592-30599 2 0.00% 81.64% # Bytes accessed per row activation
system.physmem.bytesPerActivate::30720-30727 274 0.31% 81.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::30784-30791 1 0.00% 81.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::30912-30919 2 0.00% 81.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::30976-30983 91 0.10% 82.05% # Bytes accessed per row activation
system.physmem.bytesPerActivate::31168-31175 1 0.00% 82.05% # Bytes accessed per row activation
system.physmem.bytesPerActivate::31232-31239 90 0.10% 82.15% # Bytes accessed per row activation
system.physmem.bytesPerActivate::31488-31495 17 0.02% 82.17% # Bytes accessed per row activation
system.physmem.bytesPerActivate::31616-31623 5 0.01% 82.18% # Bytes accessed per row activation
system.physmem.bytesPerActivate::31744-31751 485 0.54% 82.72% # Bytes accessed per row activation
system.physmem.bytesPerActivate::32000-32007 77 0.09% 82.80% # Bytes accessed per row activation
system.physmem.bytesPerActivate::32128-32135 1 0.00% 82.80% # Bytes accessed per row activation
system.physmem.bytesPerActivate::32256-32263 143 0.16% 82.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::32320-32327 2 0.00% 82.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::32384-32391 2 0.00% 82.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::32512-32519 84 0.09% 83.06% # Bytes accessed per row activation
system.physmem.bytesPerActivate::32768-32775 538 0.60% 83.66% # Bytes accessed per row activation
system.physmem.bytesPerActivate::32896-32903 2 0.00% 83.66% # Bytes accessed per row activation
system.physmem.bytesPerActivate::33024-33031 86 0.10% 83.76% # Bytes accessed per row activation
system.physmem.bytesPerActivate::33280-33287 150 0.17% 83.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::33408-33415 5 0.01% 83.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::33536-33543 80 0.09% 84.02% # Bytes accessed per row activation
system.physmem.bytesPerActivate::33792-33799 484 0.54% 84.56% # Bytes accessed per row activation
system.physmem.bytesPerActivate::34048-34055 12 0.01% 84.58% # Bytes accessed per row activation
system.physmem.bytesPerActivate::34304-34311 89 0.10% 84.67% # Bytes accessed per row activation
system.physmem.bytesPerActivate::34368-34375 1 0.00% 84.68% # Bytes accessed per row activation
system.physmem.bytesPerActivate::34432-34439 2 0.00% 84.68% # Bytes accessed per row activation
system.physmem.bytesPerActivate::34560-34567 94 0.10% 84.78% # Bytes accessed per row activation
system.physmem.bytesPerActivate::34624-34631 3 0.00% 84.79% # Bytes accessed per row activation
system.physmem.bytesPerActivate::34688-34695 1 0.00% 84.79% # Bytes accessed per row activation
system.physmem.bytesPerActivate::34816-34823 264 0.29% 85.08% # Bytes accessed per row activation
system.physmem.bytesPerActivate::35072-35079 79 0.09% 85.17% # Bytes accessed per row activation
system.physmem.bytesPerActivate::35136-35143 1 0.00% 85.17% # Bytes accessed per row activation
system.physmem.bytesPerActivate::35200-35207 2 0.00% 85.17% # Bytes accessed per row activation
system.physmem.bytesPerActivate::35328-35335 71 0.08% 85.25% # Bytes accessed per row activation
system.physmem.bytesPerActivate::35392-35399 1 0.00% 85.25% # Bytes accessed per row activation
system.physmem.bytesPerActivate::35456-35463 1 0.00% 85.25% # Bytes accessed per row activation
system.physmem.bytesPerActivate::35584-35591 144 0.16% 85.42% # Bytes accessed per row activation
system.physmem.bytesPerActivate::35648-35655 1 0.00% 85.42% # Bytes accessed per row activation
system.physmem.bytesPerActivate::35712-35719 2 0.00% 85.42% # Bytes accessed per row activation
system.physmem.bytesPerActivate::35840-35847 347 0.39% 85.81% # Bytes accessed per row activation
system.physmem.bytesPerActivate::35968-35975 1 0.00% 85.81% # Bytes accessed per row activation
system.physmem.bytesPerActivate::36096-36103 133 0.15% 85.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::36288-36295 1 0.00% 85.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::36352-36359 87 0.10% 86.05% # Bytes accessed per row activation
system.physmem.bytesPerActivate::36416-36423 1 0.00% 86.05% # Bytes accessed per row activation
system.physmem.bytesPerActivate::36480-36487 1 0.00% 86.06% # Bytes accessed per row activation
system.physmem.bytesPerActivate::36544-36551 1 0.00% 86.06% # Bytes accessed per row activation
system.physmem.bytesPerActivate::36608-36615 78 0.09% 86.14% # Bytes accessed per row activation
system.physmem.bytesPerActivate::36736-36743 1 0.00% 86.14% # Bytes accessed per row activation
system.physmem.bytesPerActivate::36864-36871 204 0.23% 86.37% # Bytes accessed per row activation
system.physmem.bytesPerActivate::36992-36999 2 0.00% 86.37% # Bytes accessed per row activation
system.physmem.bytesPerActivate::37120-37127 155 0.17% 86.55% # Bytes accessed per row activation
system.physmem.bytesPerActivate::37184-37191 1 0.00% 86.55% # Bytes accessed per row activation
system.physmem.bytesPerActivate::37376-37383 74 0.08% 86.63% # Bytes accessed per row activation
system.physmem.bytesPerActivate::37504-37511 2 0.00% 86.63% # Bytes accessed per row activation
system.physmem.bytesPerActivate::37568-37575 2 0.00% 86.64% # Bytes accessed per row activation
system.physmem.bytesPerActivate::37632-37639 89 0.10% 86.73% # Bytes accessed per row activation
system.physmem.bytesPerActivate::37888-37895 419 0.47% 87.20% # Bytes accessed per row activation
system.physmem.bytesPerActivate::37952-37959 1 0.00% 87.20% # Bytes accessed per row activation
system.physmem.bytesPerActivate::38016-38023 2 0.00% 87.21% # Bytes accessed per row activation
system.physmem.bytesPerActivate::38144-38151 18 0.02% 87.23% # Bytes accessed per row activation
system.physmem.bytesPerActivate::38400-38407 140 0.16% 87.38% # Bytes accessed per row activation
system.physmem.bytesPerActivate::38528-38535 3 0.00% 87.38% # Bytes accessed per row activation
system.physmem.bytesPerActivate::38656-38663 69 0.08% 87.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::38848-38855 2 0.00% 87.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::38912-38919 266 0.30% 87.76% # Bytes accessed per row activation
system.physmem.bytesPerActivate::39040-39047 1 0.00% 87.76% # Bytes accessed per row activation
system.physmem.bytesPerActivate::39168-39175 19 0.02% 87.78% # Bytes accessed per row activation
system.physmem.bytesPerActivate::39232-39239 1 0.00% 87.78% # Bytes accessed per row activation
system.physmem.bytesPerActivate::39296-39303 2 0.00% 87.79% # Bytes accessed per row activation
system.physmem.bytesPerActivate::39424-39431 88 0.10% 87.88% # Bytes accessed per row activation
system.physmem.bytesPerActivate::39552-39559 1 0.00% 87.89% # Bytes accessed per row activation
system.physmem.bytesPerActivate::39616-39623 1 0.00% 87.89% # Bytes accessed per row activation
system.physmem.bytesPerActivate::39680-39687 145 0.16% 88.05% # Bytes accessed per row activation
system.physmem.bytesPerActivate::39808-39815 1 0.00% 88.05% # Bytes accessed per row activation
system.physmem.bytesPerActivate::39936-39943 410 0.46% 88.51% # Bytes accessed per row activation
system.physmem.bytesPerActivate::40064-40071 1 0.00% 88.51% # Bytes accessed per row activation
system.physmem.bytesPerActivate::40192-40199 83 0.09% 88.60% # Bytes accessed per row activation
system.physmem.bytesPerActivate::40320-40327 2 0.00% 88.60% # Bytes accessed per row activation
system.physmem.bytesPerActivate::40448-40455 17 0.02% 88.62% # Bytes accessed per row activation
system.physmem.bytesPerActivate::40576-40583 3 0.00% 88.62% # Bytes accessed per row activation
system.physmem.bytesPerActivate::40704-40711 78 0.09% 88.71% # Bytes accessed per row activation
system.physmem.bytesPerActivate::40960-40967 397 0.44% 89.15% # Bytes accessed per row activation
system.physmem.bytesPerActivate::41216-41223 75 0.08% 89.24% # Bytes accessed per row activation
system.physmem.bytesPerActivate::41280-41287 1 0.00% 89.24% # Bytes accessed per row activation
system.physmem.bytesPerActivate::41344-41351 1 0.00% 89.24% # Bytes accessed per row activation
system.physmem.bytesPerActivate::41408-41415 1 0.00% 89.24% # Bytes accessed per row activation
system.physmem.bytesPerActivate::41472-41479 24 0.03% 89.27% # Bytes accessed per row activation
system.physmem.bytesPerActivate::41600-41607 3 0.00% 89.27% # Bytes accessed per row activation
system.physmem.bytesPerActivate::41728-41735 83 0.09% 89.36% # Bytes accessed per row activation
system.physmem.bytesPerActivate::41984-41991 408 0.45% 89.82% # Bytes accessed per row activation
system.physmem.bytesPerActivate::42240-42247 140 0.16% 89.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::42368-42375 1 0.00% 89.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::42496-42503 82 0.09% 90.07% # Bytes accessed per row activation
system.physmem.bytesPerActivate::42624-42631 4 0.00% 90.07% # Bytes accessed per row activation
system.physmem.bytesPerActivate::42752-42759 25 0.03% 90.10% # Bytes accessed per row activation
system.physmem.bytesPerActivate::43008-43015 264 0.29% 90.39% # Bytes accessed per row activation
system.physmem.bytesPerActivate::43136-43143 2 0.00% 90.40% # Bytes accessed per row activation
system.physmem.bytesPerActivate::43200-43207 1 0.00% 90.40% # Bytes accessed per row activation
system.physmem.bytesPerActivate::43264-43271 73 0.08% 90.48% # Bytes accessed per row activation
system.physmem.bytesPerActivate::43328-43335 1 0.00% 90.48% # Bytes accessed per row activation
system.physmem.bytesPerActivate::43520-43527 142 0.16% 90.64% # Bytes accessed per row activation
system.physmem.bytesPerActivate::43648-43655 4 0.00% 90.64% # Bytes accessed per row activation
system.physmem.bytesPerActivate::43712-43719 1 0.00% 90.64% # Bytes accessed per row activation
system.physmem.bytesPerActivate::43776-43783 17 0.02% 90.66% # Bytes accessed per row activation
system.physmem.bytesPerActivate::44032-44039 418 0.47% 91.13% # Bytes accessed per row activation
system.physmem.bytesPerActivate::44224-44231 2 0.00% 91.13% # Bytes accessed per row activation
system.physmem.bytesPerActivate::44288-44295 82 0.09% 91.22% # Bytes accessed per row activation
system.physmem.bytesPerActivate::44544-44551 77 0.09% 91.31% # Bytes accessed per row activation
system.physmem.bytesPerActivate::44672-44679 4 0.00% 91.31% # Bytes accessed per row activation
system.physmem.bytesPerActivate::44800-44807 156 0.17% 91.49% # Bytes accessed per row activation
system.physmem.bytesPerActivate::45056-45063 198 0.22% 91.71% # Bytes accessed per row activation
system.physmem.bytesPerActivate::45120-45127 2 0.00% 91.71% # Bytes accessed per row activation
system.physmem.bytesPerActivate::45184-45191 1 0.00% 91.71% # Bytes accessed per row activation
system.physmem.bytesPerActivate::45312-45319 81 0.09% 91.80% # Bytes accessed per row activation
system.physmem.bytesPerActivate::45440-45447 1 0.00% 91.80% # Bytes accessed per row activation
system.physmem.bytesPerActivate::45568-45575 90 0.10% 91.90% # Bytes accessed per row activation
system.physmem.bytesPerActivate::45696-45703 2 0.00% 91.91% # Bytes accessed per row activation
system.physmem.bytesPerActivate::45760-45767 1 0.00% 91.91% # Bytes accessed per row activation
system.physmem.bytesPerActivate::45824-45831 133 0.15% 92.05% # Bytes accessed per row activation
system.physmem.bytesPerActivate::45952-45959 2 0.00% 92.06% # Bytes accessed per row activation
system.physmem.bytesPerActivate::46080-46087 350 0.39% 92.45% # Bytes accessed per row activation
system.physmem.bytesPerActivate::46144-46151 1 0.00% 92.45% # Bytes accessed per row activation
system.physmem.bytesPerActivate::46208-46215 1 0.00% 92.45% # Bytes accessed per row activation
system.physmem.bytesPerActivate::46336-46343 145 0.16% 92.61% # Bytes accessed per row activation
system.physmem.bytesPerActivate::46592-46599 72 0.08% 92.69% # Bytes accessed per row activation
system.physmem.bytesPerActivate::46720-46727 3 0.00% 92.69% # Bytes accessed per row activation
system.physmem.bytesPerActivate::46848-46855 83 0.09% 92.79% # Bytes accessed per row activation
system.physmem.bytesPerActivate::46976-46983 3 0.00% 92.79% # Bytes accessed per row activation
system.physmem.bytesPerActivate::47104-47111 266 0.30% 93.09% # Bytes accessed per row activation
system.physmem.bytesPerActivate::47360-47367 97 0.11% 93.20% # Bytes accessed per row activation
system.physmem.bytesPerActivate::47616-47623 87 0.10% 93.29% # Bytes accessed per row activation
system.physmem.bytesPerActivate::47744-47751 5 0.01% 93.30% # Bytes accessed per row activation
system.physmem.bytesPerActivate::47872-47879 17 0.02% 93.32% # Bytes accessed per row activation
system.physmem.bytesPerActivate::47936-47943 1 0.00% 93.32% # Bytes accessed per row activation
system.physmem.bytesPerActivate::48128-48135 515 0.57% 93.89% # Bytes accessed per row activation
system.physmem.bytesPerActivate::48192-48199 4 0.00% 93.90% # Bytes accessed per row activation
system.physmem.bytesPerActivate::48256-48263 2 0.00% 93.90% # Bytes accessed per row activation
system.physmem.bytesPerActivate::48320-48327 3 0.00% 93.90% # Bytes accessed per row activation
system.physmem.bytesPerActivate::48384-48391 100 0.11% 94.01% # Bytes accessed per row activation
system.physmem.bytesPerActivate::48640-48647 142 0.16% 94.17% # Bytes accessed per row activation
system.physmem.bytesPerActivate::48768-48775 73 0.08% 94.25% # Bytes accessed per row activation
system.physmem.bytesPerActivate::48896-48903 73 0.08% 94.34% # Bytes accessed per row activation
system.physmem.bytesPerActivate::48960-48967 3 0.00% 94.34% # Bytes accessed per row activation
system.physmem.bytesPerActivate::49024-49031 8 0.01% 94.35% # Bytes accessed per row activation
system.physmem.bytesPerActivate::49088-49095 7 0.01% 94.36% # Bytes accessed per row activation
system.physmem.bytesPerActivate::49152-49159 5062 5.64% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 89676 # Bytes accessed per row activation
system.physmem.totQLat 373682624750 # Total ticks spent queuing
system.physmem.totMemAccLat 469595819750 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 77465315000 # Total ticks spent in databus transfers
system.physmem.totBankLat 18447880000 # Total ticks spent accessing banks
system.physmem.avgQLat 24119.35 # Average queueing delay per DRAM burst
system.physmem.avgBankLat 1190.72 # Average bank access latency per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 30310.07 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 378.96 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 2.62 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 50.63 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 2.57 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 2.98 # Data bus utilization in percentage
system.physmem.busUtilRead 2.96 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 0.18 # Average read queue length when enqueuing
system.physmem.avgWrQLen 14.75 # Average write queue length when enqueuing
system.physmem.readRowHits 15419173 # Number of row buffer hits during reads
system.physmem.writeRowHits 91146 # Number of row buffer hits during writes
system.physmem.readRowHitRate 99.52 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 85.22 # Row buffer hit rate for writes
system.physmem.avgGap 160458.16 # Average gap between requests
system.physmem.pageHitRate 99.43 # Row buffer hit rate, read and write combined
system.physmem.prechargeAllPercent 2.19 # Percentage of time for which DRAM has all the banks in precharge state
system.membus.throughput 54116538 # Throughput (bytes/s)
system.membus.trans_dist::ReadReq 16546563 # Transaction distribution
system.membus.trans_dist::ReadResp 16546563 # Transaction distribution
system.membus.trans_dist::WriteReq 763368 # Transaction distribution
system.membus.trans_dist::WriteResp 763368 # Transaction distribution
system.membus.trans_dist::Writeback 57909 # Transaction distribution
system.membus.trans_dist::UpgradeReq 4515 # Transaction distribution
system.membus.trans_dist::UpgradeResp 4515 # Transaction distribution
system.membus.trans_dist::ReadExReq 132216 # Transaction distribution
system.membus.trans_dist::ReadExResp 132216 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 2382986 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port 10 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio 3850 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.a9scu.pio 2 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1893537 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total 4280385 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 30670848 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 30670848 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 34951233 # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 2390389 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port 20 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio 7700 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.a9scu.pio 4 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 16516392 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 18914505 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 122683392 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.iocache.mem_side::total 122683392 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total 141597897 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 141597897 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 1206149500 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer1.occupancy 5000 # Layer occupancy (ticks)
system.membus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer2.occupancy 3614000 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer4.occupancy 1000 # Layer occupancy (ticks)
system.membus.reqLayer4.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer6.occupancy 17910622000 # Layer occupancy (ticks)
system.membus.reqLayer6.utilization 0.7 # Layer utilization (%)
system.membus.respLayer1.occupancy 4950375335 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.2 # Layer utilization (%)
system.membus.respLayer2.occupancy 34635983250 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 1.3 # Layer utilization (%)
system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes.
system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs 0 # Number of DMA write transactions.
system.iobus.throughput 47801275 # Throughput (bytes/s)
system.iobus.trans_dist::ReadReq 16518751 # Transaction distribution
system.iobus.trans_dist::ReadResp 16518751 # Transaction distribution
system.iobus.trans_dist::WriteReq 8166 # Transaction distribution
system.iobus.trans_dist::WriteResp 8166 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 29936 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 7944 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 534 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 1042 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.clcd.pio 36 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio 124 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio 746 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.cf_ctrl.pio 2342380 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.dmac_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.smc_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 20 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.gpio0_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.gpio1_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.gpio2_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ssp_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sci_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 2382986 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::system.iocache.cpu_side 30670848 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::total 30670848 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 33053834 # Packet count per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart.pio 39180 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.realview_io.pio 15888 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer0.pio 1068 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer1.pio 2084 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.clcd.pio 72 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi0.pio 86 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi1.pio 397 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.cf_ctrl.pio 2331126 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.dmac_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.smc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.sp810_fake.pio 40 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio0_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.ssp_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.sci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.aaci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.mmc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::total 2390389 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.realview.clcd.dma::system.iocache.cpu_side 122683392 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.realview.clcd.dma::total 122683392 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size::total 125073781 # Cumulative packet size per connected master and slave (bytes)
system.iobus.data_through_bus 125073781 # Total data (bytes)
system.iobus.reqLayer0.occupancy 21043000 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 3977000 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer2.occupancy 534000 # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer3.occupancy 527000 # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer4.occupancy 27000 # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer5.occupancy 74000 # Layer occupancy (ticks)
system.iobus.reqLayer5.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer6.occupancy 445000 # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer7.occupancy 1172909000 # Layer occupancy (ticks)
system.iobus.reqLayer7.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer9.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer9.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer10.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer11.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer12.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer14.occupancy 11000 # Layer occupancy (ticks)
system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer15.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer16.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer18.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer19.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer20.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer21.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer21.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer22.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer23.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer25.occupancy 15335424000 # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization 0.6 # Layer utilization (%)
system.iobus.respLayer0.occupancy 2374820000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.1 # Layer utilization (%)
system.iobus.respLayer1.occupancy 42035380750 # Layer occupancy (ticks)
system.iobus.respLayer1.utilization 1.6 # Layer utilization (%)
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 14995647 # DTB read hits
system.cpu.dtb.read_misses 7334 # DTB read misses
system.cpu.dtb.write_hits 11230146 # DTB write hits
system.cpu.dtb.write_misses 2212 # DTB write misses
system.cpu.dtb.flush_tlb 2 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 3405 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 192 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 452 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 15002981 # DTB read accesses
system.cpu.dtb.write_accesses 11232358 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 26225793 # DTB hits
system.cpu.dtb.misses 9546 # DTB misses
system.cpu.dtb.accesses 26235339 # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 61491413 # ITB inst hits
system.cpu.itb.inst_misses 4471 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 2 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 2370 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 61495884 # ITB inst accesses
system.cpu.itb.hits 61491413 # DTB hits
system.cpu.itb.misses 4471 # DTB misses
system.cpu.itb.accesses 61495884 # DTB accesses
system.cpu.numCycles 5233072966 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 60197590 # Number of instructions committed
system.cpu.committedOps 76603983 # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses 69206189 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 10269 # Number of float alu accesses
system.cpu.num_func_calls 2140403 # number of times a function call or return occured
system.cpu.num_conditional_control_insts 7948249 # number of instructions that are conditional controls
system.cpu.num_int_insts 69206189 # number of integer instructions
system.cpu.num_fp_insts 10269 # number of float instructions
system.cpu.num_int_register_reads 401354573 # number of times the integer registers were read
system.cpu.num_int_register_writes 74515956 # number of times the integer registers were written
system.cpu.num_fp_register_reads 7493 # number of times the floating registers were read
system.cpu.num_fp_register_writes 2780 # number of times the floating registers were written
system.cpu.num_mem_refs 27393282 # number of memory refs
system.cpu.num_load_insts 15659729 # Number of load instructions
system.cpu.num_store_insts 11733553 # Number of store instructions
system.cpu.num_idle_cycles 4581527140.608249 # Number of idle cycles
system.cpu.num_busy_cycles 651545825.391751 # Number of busy cycles
system.cpu.not_idle_fraction 0.124505 # Percentage of non-idle cycles
system.cpu.idle_fraction 0.875495 # Percentage of idle cycles
system.cpu.Branches 10308279 # Number of branches fetched
system.cpu.kern.inst.arm 0 # number of arm instructions executed
system.cpu.kern.inst.quiesce 83016 # number of quiesce instructions executed
system.cpu.icache.tags.replacements 856260 # number of replacements
system.cpu.icache.tags.tagsinuse 510.868407 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 60634641 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 856772 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 70.771035 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 19982971250 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 510.868407 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.997790 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.997790 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 44 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 195 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 267 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3 6 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 62348185 # Number of tag accesses
system.cpu.icache.tags.data_accesses 62348185 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 60634641 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 60634641 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 60634641 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 60634641 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 60634641 # number of overall hits
system.cpu.icache.overall_hits::total 60634641 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 856772 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 856772 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 856772 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 856772 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 856772 # number of overall misses
system.cpu.icache.overall_misses::total 856772 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 11774021000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 11774021000 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 11774021000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 11774021000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 11774021000 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 11774021000 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 61491413 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 61491413 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 61491413 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 61491413 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 61491413 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 61491413 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.013933 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.013933 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.013933 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.013933 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.013933 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.013933 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13742.303670 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13742.303670 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13742.303670 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13742.303670 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13742.303670 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13742.303670 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 856772 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 856772 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 856772 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 856772 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 856772 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 856772 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 10056430000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 10056430000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 10056430000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 10056430000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 10056430000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 10056430000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 435943750 # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 435943750 # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 435943750 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total 435943750 # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.013933 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.013933 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.013933 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.013933 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.013933 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.013933 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11737.580126 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11737.580126 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11737.580126 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11737.580126 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11737.580126 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11737.580126 # average overall mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements 62509 # number of replacements
system.cpu.l2cache.tags.tagsinuse 50754.656257 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 1682272 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 127891 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 13.153951 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 2565643785000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 37718.394097 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 3.884371 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.000703 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 6993.400068 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 6038.977018 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.575537 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000059 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.000000 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.106711 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.092147 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.774455 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1023 4 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1024 65378 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1023::4 4 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 28 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 22 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2163 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 6898 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 56267 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1023 0.000061 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.997589 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 17137304 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 17137304 # Number of data accesses
system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 8705 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 3532 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.inst 844551 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 369631 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 1226419 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 595233 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 595233 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 26 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 26 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 113388 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 113388 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.dtb.walker 8705 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.itb.walker 3532 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.inst 844551 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 483019 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 1339807 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.dtb.walker 8705 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.itb.walker 3532 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.inst 844551 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 483019 # number of overall hits
system.cpu.l2cache.overall_hits::total 1339807 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 5 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 2 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.inst 10585 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 9809 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 20401 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data 2908 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 2908 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 133823 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 133823 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.dtb.walker 5 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.itb.walker 2 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.inst 10585 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 143632 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 154224 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.dtb.walker 5 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.itb.walker 2 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.inst 10585 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 143632 # number of overall misses
system.cpu.l2cache.overall_misses::total 154224 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 305250 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 150000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 752512000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 736932000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 1489899250 # number of ReadReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 469980 # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total 469980 # number of UpgradeReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 9619897393 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 9619897393 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 305250 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 150000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 752512000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 10356829393 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 11109796643 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 305250 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 150000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 752512000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 10356829393 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 11109796643 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 8710 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 3534 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.inst 855136 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 379440 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 1246820 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 595233 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 595233 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 2934 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 2934 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 247211 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 247211 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.dtb.walker 8710 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.itb.walker 3534 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.inst 855136 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 626651 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 1494031 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.dtb.walker 8710 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.itb.walker 3534 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 855136 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 626651 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 1494031 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000574 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000566 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.012378 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.025851 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.016362 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.991138 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.991138 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.541331 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.541331 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000574 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000566 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.012378 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.229206 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.103227 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000574 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000566 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.012378 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.229206 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.103227 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 61050 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 75000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 71092.300425 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 75128.147620 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 73030.697025 # average ReadReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 161.616231 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 161.616231 # average UpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 71885.231933 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 71885.231933 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 61050 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 75000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 71092.300425 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 72106.699016 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 72036.755907 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 61050 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 75000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 71092.300425 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 72106.699016 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 72036.755907 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 57909 # number of writebacks
system.cpu.l2cache.writebacks::total 57909 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 5 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 2 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 10585 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 9809 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 20401 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2908 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 2908 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133823 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 133823 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 5 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 2 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 10585 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 143632 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 154224 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 5 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 2 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 10585 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 143632 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 154224 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 242750 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 125000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 619946000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 614046500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1234360250 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 29085908 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 29085908 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 7945262107 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7945262107 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 242750 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 125000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 619946000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8559308607 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 9179622357 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 242750 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 125000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 619946000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8559308607 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 9179622357 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 344358750 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 166657044750 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 167001403500 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 16702635150 # number of WriteReq MSHR uncacheable cycles
system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 16702635150 # number of WriteReq MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 344358750 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 183359679900 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::total 183704038650 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000574 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000566 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.012378 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.025851 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.016362 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.991138 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.991138 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.541331 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.541331 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000574 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000566 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.012378 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.229206 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.103227 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000574 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000566 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.012378 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.229206 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.103227 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 48550 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 62500 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 58568.351441 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 62600.316036 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60504.889466 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10002.031637 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10002.031637 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 59371.424247 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 59371.424247 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 48550 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 62500 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 58568.351441 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 59591.933601 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59521.360858 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 48550 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 62500 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58568.351441 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 59591.933601 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59521.360858 # average overall mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements 626139 # number of replacements
system.cpu.dcache.tags.tagsinuse 511.876590 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 23655440 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 626651 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 37.748986 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 664772250 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 511.876590 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.999759 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.999759 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 74 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 329 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 109 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 97755015 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 97755015 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data 13195741 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 13195741 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 9972594 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 9972594 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 236393 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 236393 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 247778 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 247778 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 23168335 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 23168335 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 23168335 # number of overall hits
system.cpu.dcache.overall_hits::total 23168335 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 368054 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 368054 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 250145 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 250145 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 11386 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 11386 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 618199 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 618199 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 618199 # number of overall misses
system.cpu.dcache.overall_misses::total 618199 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 5415523000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5415523000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 11621830515 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 11621830515 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 158390000 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 158390000 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 17037353515 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 17037353515 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 17037353515 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 17037353515 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 13563795 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 13563795 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 10222739 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 10222739 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 247779 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 247779 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 247778 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 247778 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 23786534 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 23786534 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 23786534 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 23786534 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.027135 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.027135 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.024469 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.024469 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.045952 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.045952 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.025989 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.025989 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.025989 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.025989 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14713.935999 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14713.935999 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 46460.375042 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46460.375042 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13910.943264 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13910.943264 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 27559.658807 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27559.658807 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 27559.658807 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27559.658807 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 595233 # number of writebacks
system.cpu.dcache.writebacks::total 595233 # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 368054 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 368054 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 250145 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 250145 # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 11386 # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total 11386 # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 618199 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 618199 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 618199 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 618199 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4677118000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 4677118000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 11069604485 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 11069604485 # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 135564000 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 135564000 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 15746722485 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 15746722485 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 15746722485 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 15746722485 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 182050737750 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 182050737750 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 26234152350 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 26234152350 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 208284890100 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total 208284890100 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.027135 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.027135 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.024469 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024469 # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.045952 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.045952 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.025989 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.025989 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.025989 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.025989 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12707.695066 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12707.695066 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44252.751344 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44252.751344 # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11906.200597 # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11906.200597 # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25471.931344 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25471.931344 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 25471.931344 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25471.931344 # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.toL2Bus.throughput 52965212 # Throughput (bytes/s)
system.cpu.toL2Bus.trans_dist::ReadReq 2454596 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp 2454596 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteReq 763368 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteResp 763368 # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback 595233 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq 2934 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp 2934 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 247211 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 247211 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1725170 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 5749353 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 12460 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 27430 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 7514413 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 54755228 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 83614893 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 14136 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 34840 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size::total 138419097 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 138419097 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 166312 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 3008588500 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 1295451750 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 2534384415 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%)
system.cpu.toL2Bus.respLayer2.occupancy 8926000 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer3.occupancy 18720500 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
system.iocache.tags.replacements 0 # number of replacements
system.iocache.tags.tagsinuse 0 # Cycle average of tags in use
system.iocache.tags.total_refs 0 # Total number of references to valid blocks.
system.iocache.tags.sampled_refs 0 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs nan # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses 0 # Number of tag accesses
system.iocache.tags.data_accesses 0 # Number of data accesses
system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1538393065750 # number of ReadReq MSHR uncacheable cycles
system.iocache.ReadReq_mshr_uncacheable_latency::total 1538393065750 # number of ReadReq MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1538393065750 # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::total 1538393065750 # number of overall MSHR uncacheable cycles
system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency
system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|