blob: 5473fafb17d75f4ede34a4aca436101c7b8e12fd (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
|
---------- Begin Simulation Statistics ----------
sim_seconds 2.593403 # Number of seconds simulated
sim_ticks 2593402521000 # Number of ticks simulated
final_tick 2593402521000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 766927 # Simulator instruction rate (inst/s)
host_op_rate 979485 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 33608362861 # Simulator tick rate (ticks/s)
host_mem_usage 384708 # Number of bytes of host memory used
host_seconds 77.17 # Real time elapsed on the host
sim_insts 59180230 # Number of instructions simulated
sim_ops 75582343 # Number of ops (including micro ops) simulated
system.realview.nvmem.bytes_read::cpu.inst 20 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total 20 # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu.inst 20 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total 20 # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu.inst 5 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total 5 # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu.inst 8 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total 8 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu.inst 8 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total 8 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu.inst 8 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total 8 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bytes_read::realview.clcd 122683392 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.dtb.walker 320 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.itb.walker 128 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst 704224 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 9067536 # Number of bytes read from this memory
system.physmem.bytes_read::total 132455600 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 704224 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 704224 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 3695808 # Number of bytes written to this memory
system.physmem.bytes_written::cpu.data 3016072 # Number of bytes written to this memory
system.physmem.bytes_written::total 6711880 # Number of bytes written to this memory
system.physmem.num_reads::realview.clcd 15335424 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.dtb.walker 5 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.itb.walker 2 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst 17206 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 141714 # Number of read requests responded to by this memory
system.physmem.num_reads::total 15494351 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 57747 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data 754018 # Number of write requests responded to by this memory
system.physmem.num_writes::total 811765 # Number of write requests responded to by this memory
system.physmem.bw_read::realview.clcd 47305958 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.dtb.walker 123 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.itb.walker 49 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst 271544 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 3496386 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 51074062 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 271544 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 271544 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 1425081 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu.data 1162979 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 2588059 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 1425081 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.clcd 47305958 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.dtb.walker 123 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.itb.walker 49 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 271544 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 4659365 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 53662121 # Total bandwidth to/from this memory (bytes/s)
system.l2c.replacements 62163 # number of replacements
system.l2c.tagsinuse 51413.022429 # Cycle average of tags in use
system.l2c.total_refs 1730961 # Total number of references to valid blocks.
system.l2c.sampled_refs 127547 # Sample count of references to valid blocks.
system.l2c.avg_refs 13.571162 # Average number of references to valid blocks.
system.l2c.warmup_cycle 2544159444000 # Cycle when the warmup percentage was hit.
system.l2c.occ_blocks::writebacks 38018.047073 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu.dtb.walker 3.884744 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu.itb.walker 0.000558 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu.inst 7004.232123 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu.data 6386.857931 # Average occupied blocks per requestor
system.l2c.occ_percent::writebacks 0.580109 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu.dtb.walker 0.000059 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu.itb.walker 0.000000 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu.inst 0.106876 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu.data 0.097456 # Average percentage of cache occupancy
system.l2c.occ_percent::total 0.784500 # Average percentage of cache occupancy
system.l2c.ReadReq_hits::cpu.dtb.walker 8759 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu.itb.walker 3544 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu.inst 843511 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu.data 367799 # number of ReadReq hits
system.l2c.ReadReq_hits::total 1223613 # number of ReadReq hits
system.l2c.Writeback_hits::writebacks 646378 # number of Writeback hits
system.l2c.Writeback_hits::total 646378 # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu.data 26 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 26 # number of UpgradeReq hits
system.l2c.ReadExReq_hits::cpu.data 114402 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 114402 # number of ReadExReq hits
system.l2c.demand_hits::cpu.dtb.walker 8759 # number of demand (read+write) hits
system.l2c.demand_hits::cpu.itb.walker 3544 # number of demand (read+write) hits
system.l2c.demand_hits::cpu.inst 843511 # number of demand (read+write) hits
system.l2c.demand_hits::cpu.data 482201 # number of demand (read+write) hits
system.l2c.demand_hits::total 1338015 # number of demand (read+write) hits
system.l2c.overall_hits::cpu.dtb.walker 8759 # number of overall hits
system.l2c.overall_hits::cpu.itb.walker 3544 # number of overall hits
system.l2c.overall_hits::cpu.inst 843511 # number of overall hits
system.l2c.overall_hits::cpu.data 482201 # number of overall hits
system.l2c.overall_hits::total 1338015 # number of overall hits
system.l2c.ReadReq_misses::cpu.dtb.walker 5 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu.itb.walker 2 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu.inst 10590 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu.data 10247 # number of ReadReq misses
system.l2c.ReadReq_misses::total 20844 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu.data 2881 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 2881 # number of UpgradeReq misses
system.l2c.ReadExReq_misses::cpu.data 133061 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 133061 # number of ReadExReq misses
system.l2c.demand_misses::cpu.dtb.walker 5 # number of demand (read+write) misses
system.l2c.demand_misses::cpu.itb.walker 2 # number of demand (read+write) misses
system.l2c.demand_misses::cpu.inst 10590 # number of demand (read+write) misses
system.l2c.demand_misses::cpu.data 143308 # number of demand (read+write) misses
system.l2c.demand_misses::total 153905 # number of demand (read+write) misses
system.l2c.overall_misses::cpu.dtb.walker 5 # number of overall misses
system.l2c.overall_misses::cpu.itb.walker 2 # number of overall misses
system.l2c.overall_misses::cpu.inst 10590 # number of overall misses
system.l2c.overall_misses::cpu.data 143308 # number of overall misses
system.l2c.overall_misses::total 153905 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu.dtb.walker 260500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu.itb.walker 104000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu.inst 552215500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu.data 533568500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 1086148500 # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu.data 1040000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 1040000 # number of UpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu.data 6924755000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 6924755000 # number of ReadExReq miss cycles
system.l2c.demand_miss_latency::cpu.dtb.walker 260500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu.itb.walker 104000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu.inst 552215500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu.data 7458323500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 8010903500 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu.dtb.walker 260500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu.itb.walker 104000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu.inst 552215500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu.data 7458323500 # number of overall miss cycles
system.l2c.overall_miss_latency::total 8010903500 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu.dtb.walker 8764 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu.itb.walker 3546 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu.inst 854101 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu.data 378046 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 1244457 # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 646378 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 646378 # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu.data 2907 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 2907 # number of UpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu.data 247463 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 247463 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu.dtb.walker 8764 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu.itb.walker 3546 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu.inst 854101 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu.data 625509 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 1491920 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu.dtb.walker 8764 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu.itb.walker 3546 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu.inst 854101 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu.data 625509 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 1491920 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu.dtb.walker 0.000571 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu.itb.walker 0.000564 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu.inst 0.012399 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu.data 0.027105 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 0.016749 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu.data 0.991056 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.991056 # miss rate for UpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu.data 0.537701 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.537701 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu.dtb.walker 0.000571 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu.itb.walker 0.000564 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu.inst 0.012399 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu.data 0.229106 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.103159 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu.dtb.walker 0.000571 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu.itb.walker 0.000564 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu.inst 0.012399 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu.data 0.229106 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.103159 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu.dtb.walker 52100 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu.itb.walker 52000 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu.inst 52144.995279 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu.data 52070.703621 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 52108.448474 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu.data 360.985769 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 360.985769 # average UpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu.data 52041.958200 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 52041.958200 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu.dtb.walker 52100 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu.itb.walker 52000 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu.inst 52144.995279 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu.data 52044.013593 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 52050.963257 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.dtb.walker 52100 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.itb.walker 52000 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.inst 52144.995279 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.data 52044.013593 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 52050.963257 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 57747 # number of writebacks
system.l2c.writebacks::total 57747 # number of writebacks
system.l2c.ReadReq_mshr_misses::cpu.dtb.walker 5 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu.itb.walker 2 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu.inst 10590 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu.data 10247 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 20844 # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu.data 2881 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 2881 # number of UpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu.data 133061 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 133061 # number of ReadExReq MSHR misses
system.l2c.demand_mshr_misses::cpu.dtb.walker 5 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu.itb.walker 2 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu.inst 10590 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu.data 143308 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 153905 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu.dtb.walker 5 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu.itb.walker 2 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu.inst 10590 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu.data 143308 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 153905 # number of overall MSHR misses
system.l2c.ReadReq_mshr_miss_latency::cpu.dtb.walker 200000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu.itb.walker 80000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu.inst 425129000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu.data 410601000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 836010000 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu.data 115527000 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 115527000 # number of UpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu.data 5328003000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 5328003000 # number of ReadExReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu.dtb.walker 200000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu.itb.walker 80000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu.inst 425129000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu.data 5738604000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 6164013000 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu.dtb.walker 200000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu.itb.walker 80000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu.inst 425129000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu.data 5738604000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 6164013000 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu.inst 264840000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu.data 131438638000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 131703478000 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu.data 31164555000 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 31164555000 # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu.inst 264840000 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu.data 162603193000 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 162868033000 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000571 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000564 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu.inst 0.012399 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu.data 0.027105 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 0.016749 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu.data 0.991056 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.991056 # mshr miss rate for UpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu.data 0.537701 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 0.537701 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu.dtb.walker 0.000571 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu.itb.walker 0.000564 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu.inst 0.012399 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu.data 0.229106 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.103159 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu.dtb.walker 0.000571 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu.itb.walker 0.000564 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu.inst 0.012399 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu.data 0.229106 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.103159 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 40000 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 40000 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.inst 40144.381492 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.data 40070.362057 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total 40107.944732 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu.data 40099.618188 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 40099.618188 # average UpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu.data 40041.807893 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 40041.807893 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.dtb.walker 40000 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.itb.walker 40000 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.inst 40144.381492 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.data 40043.849611 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 40050.765082 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.dtb.walker 40000 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.itb.walker 40000 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.inst 40144.381492 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.data 40043.849611 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 40050.765082 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes.
system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs 0 # Number of DMA write transactions.
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 14995175 # DTB read hits
system.cpu.dtb.read_misses 7360 # DTB read misses
system.cpu.dtb.write_hits 11229808 # DTB write hits
system.cpu.dtb.write_misses 2205 # DTB write misses
system.cpu.dtb.flush_tlb 2 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 3488 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 182 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 452 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 15002535 # DTB read accesses
system.cpu.dtb.write_accesses 11232013 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 26224983 # DTB hits
system.cpu.dtb.misses 9565 # DTB misses
system.cpu.dtb.accesses 26234548 # DTB accesses
system.cpu.itb.inst_hits 60461981 # ITB inst hits
system.cpu.itb.inst_misses 4471 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 2 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 2343 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 60466452 # ITB inst accesses
system.cpu.itb.hits 60461981 # DTB hits
system.cpu.itb.misses 4471 # DTB misses
system.cpu.itb.accesses 60466452 # DTB accesses
system.cpu.numCycles 5186805042 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 59180230 # Number of instructions committed
system.cpu.committedOps 75582343 # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses 68351784 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 10269 # Number of float alu accesses
system.cpu.num_func_calls 2139562 # number of times a function call or return occured
system.cpu.num_conditional_control_insts 7653493 # number of instructions that are conditional controls
system.cpu.num_int_insts 68351784 # number of integer instructions
system.cpu.num_fp_insts 10269 # number of float instructions
system.cpu.num_int_register_reads 391402858 # number of times the integer registers were read
system.cpu.num_int_register_writes 73137157 # number of times the integer registers were written
system.cpu.num_fp_register_reads 7493 # number of times the floating registers were read
system.cpu.num_fp_register_writes 2780 # number of times the floating registers were written
system.cpu.num_mem_refs 27392171 # number of memory refs
system.cpu.num_load_insts 15659029 # Number of load instructions
system.cpu.num_store_insts 11733142 # Number of store instructions
system.cpu.num_idle_cycles 4570470450.554237 # Number of idle cycles
system.cpu.num_busy_cycles 616334591.445762 # Number of busy cycles
system.cpu.not_idle_fraction 0.118827 # Percentage of non-idle cycles
system.cpu.idle_fraction 0.881173 # Percentage of idle cycles
system.cpu.kern.inst.arm 0 # number of arm instructions executed
system.cpu.kern.inst.quiesce 82989 # number of quiesce instructions executed
system.cpu.icache.replacements 855209 # number of replacements
system.cpu.icache.tagsinuse 510.928777 # Cycle average of tags in use
system.cpu.icache.total_refs 59606260 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 855721 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 69.656185 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 18855254000 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 510.928777 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.997908 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.997908 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 59606260 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 59606260 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 59606260 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 59606260 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 59606260 # number of overall hits
system.cpu.icache.overall_hits::total 59606260 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 855721 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 855721 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 855721 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 855721 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 855721 # number of overall misses
system.cpu.icache.overall_misses::total 855721 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 12570164500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 12570164500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 12570164500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 12570164500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 12570164500 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 12570164500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 60461981 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 60461981 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 60461981 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 60461981 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 60461981 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 60461981 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.014153 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.014153 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.014153 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.014153 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.014153 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.014153 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14689.559448 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14689.559448 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14689.559448 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14689.559448 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14689.559448 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14689.559448 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.writebacks::writebacks 50294 # number of writebacks
system.cpu.icache.writebacks::total 50294 # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 855721 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 855721 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 855721 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 855721 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 855721 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 855721 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 10001095500 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 10001095500 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 10001095500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 10001095500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 10001095500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 10001095500 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 350913000 # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 350913000 # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 350913000 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total 350913000 # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.014153 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.014153 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.014153 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.014153 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.014153 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.014153 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11687.332086 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11687.332086 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11687.332086 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11687.332086 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11687.332086 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11687.332086 # average overall mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 627384 # number of replacements
system.cpu.dcache.tagsinuse 511.875582 # Cycle average of tags in use
system.cpu.dcache.total_refs 23653412 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 627896 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 37.670907 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 661351000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 511.875582 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.999757 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.999757 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 13194595 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 13194595 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 9972161 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 9972161 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 236089 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 236089 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 247660 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 247660 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 23166756 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 23166756 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 23166756 # number of overall hits
system.cpu.dcache.overall_hits::total 23166756 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 368861 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 368861 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 250370 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 250370 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 11572 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 11572 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 619231 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 619231 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 619231 # number of overall misses
system.cpu.dcache.overall_misses::total 619231 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 5722405000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5722405000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 9232056000 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 9232056000 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 172133500 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 172133500 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 14954461000 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 14954461000 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 14954461000 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 14954461000 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 13563456 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 13563456 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 10222531 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 10222531 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 247661 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 247661 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 247660 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 247660 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 23785987 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 23785987 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 23785987 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 23785987 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.027195 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.027195 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.024492 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.024492 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.046725 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.046725 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.026033 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.026033 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.026033 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.026033 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15513.716549 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15513.716549 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 36873.650997 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36873.650997 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 14875 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14875 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 24150.052242 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24150.052242 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 24150.052242 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24150.052242 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 596084 # number of writebacks
system.cpu.dcache.writebacks::total 596084 # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 368861 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 368861 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 250370 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 250370 # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 11572 # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total 11572 # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 619231 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 619231 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 619231 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 619231 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4614667500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 4614667500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8480868000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 8480868000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 137416000 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 137416000 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13095535500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 13095535500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13095535500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 13095535500 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 146835601000 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 146835601000 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 40324843500 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 40324843500 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 187160444500 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total 187160444500 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.027195 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.027195 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.024492 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024492 # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.046725 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.046725 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.026033 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.026033 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.026033 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.026033 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12510.586644 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12510.586644 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 33873.339458 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33873.339458 # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11874.870377 # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11874.870377 # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 21148.061870 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21148.061870 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 21148.061870 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21148.061870 # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.iocache.replacements 0 # number of replacements
system.iocache.tagsinuse 0 # Cycle average of tags in use
system.iocache.total_refs 0 # Total number of references to valid blocks.
system.iocache.sampled_refs 0 # Sample count of references to valid blocks.
system.iocache.avg_refs nan # Average number of references to valid blocks.
system.iocache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1341484384445 # number of ReadReq MSHR uncacheable cycles
system.iocache.ReadReq_mshr_uncacheable_latency::total 1341484384445 # number of ReadReq MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1341484384445 # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::total 1341484384445 # number of overall MSHR uncacheable cycles
system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency
system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|