blob: 20ffbfc50a8bd817d88047ff6e3c3dab76b3d6d8 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
|
---------- Begin Simulation Statistics ----------
sim_seconds 2.591419 # Number of seconds simulated
sim_ticks 2591419000000 # Number of ticks simulated
final_tick 2591419000000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 555808 # Simulator instruction rate (inst/s)
host_op_rate 709857 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 24337050134 # Simulator tick rate (ticks/s)
host_mem_usage 383104 # Number of bytes of host memory used
host_seconds 106.48 # Real time elapsed on the host
sim_insts 59182652 # Number of instructions simulated
sim_ops 75585847 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::realview.clcd 122683392 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.dtb.walker 1408 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.itb.walker 768 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst 955744 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 9990864 # Number of bytes read from this memory
system.physmem.bytes_read::total 133632176 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 955744 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 955744 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 6584000 # Number of bytes written to this memory
system.physmem.bytes_written::cpu.data 3016072 # Number of bytes written to this memory
system.physmem.bytes_written::total 9600072 # Number of bytes written to this memory
system.physmem.num_reads::realview.clcd 15335424 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.dtb.walker 22 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.itb.walker 12 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst 21136 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 156141 # Number of read requests responded to by this memory
system.physmem.num_reads::total 15512735 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 102875 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data 754018 # Number of write requests responded to by this memory
system.physmem.num_writes::total 856893 # Number of write requests responded to by this memory
system.physmem.bw_read::realview.clcd 47342167 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.dtb.walker 543 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.itb.walker 296 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst 368811 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 3855364 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 51567182 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 368811 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 368811 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 2540693 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu.data 1163869 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 3704562 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 2540693 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.clcd 47342167 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.dtb.walker 543 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.itb.walker 296 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 368811 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 5019233 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 55271744 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bytes_read::cpu.inst 20 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total 20 # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu.inst 20 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total 20 # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu.inst 5 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total 5 # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu.inst 8 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total 8 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu.inst 8 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total 8 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu.inst 8 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total 8 # Total bandwidth to/from this memory (bytes/s)
system.l2c.replacements 117210 # number of replacements
system.l2c.tagsinuse 24850.634634 # Cycle average of tags in use
system.l2c.total_refs 1536782 # Total number of references to valid blocks.
system.l2c.sampled_refs 146347 # Sample count of references to valid blocks.
system.l2c.avg_refs 10.500946 # Average number of references to valid blocks.
system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.l2c.occ_blocks::writebacks 14582.980264 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu.dtb.walker 6.964045 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu.itb.walker 0.968003 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu.inst 5130.485110 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu.data 5129.237211 # Average occupied blocks per requestor
system.l2c.occ_percent::writebacks 0.222519 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu.dtb.walker 0.000106 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu.itb.walker 0.000015 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu.inst 0.078285 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu.data 0.078266 # Average percentage of cache occupancy
system.l2c.occ_percent::total 0.379191 # Average percentage of cache occupancy
system.l2c.ReadReq_hits::cpu.dtb.walker 8714 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu.itb.walker 3541 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu.inst 839785 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu.data 361146 # number of ReadReq hits
system.l2c.ReadReq_hits::total 1213186 # number of ReadReq hits
system.l2c.Writeback_hits::writebacks 611793 # number of Writeback hits
system.l2c.Writeback_hits::total 611793 # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu.data 26 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 26 # number of UpgradeReq hits
system.l2c.ReadExReq_hits::cpu.data 106840 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 106840 # number of ReadExReq hits
system.l2c.demand_hits::cpu.dtb.walker 8714 # number of demand (read+write) hits
system.l2c.demand_hits::cpu.itb.walker 3541 # number of demand (read+write) hits
system.l2c.demand_hits::cpu.inst 839785 # number of demand (read+write) hits
system.l2c.demand_hits::cpu.data 467986 # number of demand (read+write) hits
system.l2c.demand_hits::total 1320026 # number of demand (read+write) hits
system.l2c.overall_hits::cpu.dtb.walker 8714 # number of overall hits
system.l2c.overall_hits::cpu.itb.walker 3541 # number of overall hits
system.l2c.overall_hits::cpu.inst 839785 # number of overall hits
system.l2c.overall_hits::cpu.data 467986 # number of overall hits
system.l2c.overall_hits::total 1320026 # number of overall hits
system.l2c.ReadReq_misses::cpu.dtb.walker 22 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu.itb.walker 12 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu.inst 14520 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu.data 16989 # number of ReadReq misses
system.l2c.ReadReq_misses::total 31543 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu.data 2871 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 2871 # number of UpgradeReq misses
system.l2c.ReadExReq_misses::cpu.data 140746 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 140746 # number of ReadExReq misses
system.l2c.demand_misses::cpu.dtb.walker 22 # number of demand (read+write) misses
system.l2c.demand_misses::cpu.itb.walker 12 # number of demand (read+write) misses
system.l2c.demand_misses::cpu.inst 14520 # number of demand (read+write) misses
system.l2c.demand_misses::cpu.data 157735 # number of demand (read+write) misses
system.l2c.demand_misses::total 172289 # number of demand (read+write) misses
system.l2c.overall_misses::cpu.dtb.walker 22 # number of overall misses
system.l2c.overall_misses::cpu.itb.walker 12 # number of overall misses
system.l2c.overall_misses::cpu.inst 14520 # number of overall misses
system.l2c.overall_misses::cpu.data 157735 # number of overall misses
system.l2c.overall_misses::total 172289 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu.dtb.walker 1144000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu.itb.walker 624000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu.inst 758001000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu.data 885358500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 1645127500 # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu.data 1040000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 1040000 # number of UpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu.data 7328827500 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 7328827500 # number of ReadExReq miss cycles
system.l2c.demand_miss_latency::cpu.dtb.walker 1144000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu.itb.walker 624000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu.inst 758001000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu.data 8214186000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 8973955000 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu.dtb.walker 1144000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu.itb.walker 624000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu.inst 758001000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu.data 8214186000 # number of overall miss cycles
system.l2c.overall_miss_latency::total 8973955000 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu.dtb.walker 8736 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu.itb.walker 3553 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu.inst 854305 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu.data 378135 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 1244729 # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 611793 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 611793 # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu.data 2897 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 2897 # number of UpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu.data 247586 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 247586 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu.dtb.walker 8736 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu.itb.walker 3553 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu.inst 854305 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu.data 625721 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 1492315 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu.dtb.walker 8736 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu.itb.walker 3553 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu.inst 854305 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu.data 625721 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 1492315 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu.dtb.walker 0.002518 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu.itb.walker 0.003377 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu.inst 0.016996 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu.data 0.044928 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 0.025341 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu.data 0.991025 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.991025 # miss rate for UpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu.data 0.568473 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.568473 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu.dtb.walker 0.002518 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu.itb.walker 0.003377 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu.inst 0.016996 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu.data 0.252085 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.115451 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu.dtb.walker 0.002518 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu.itb.walker 0.003377 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu.inst 0.016996 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu.data 0.252085 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.115451 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu.dtb.walker 52000 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu.itb.walker 52000 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu.inst 52203.925620 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu.data 52113.632350 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 52155.074026 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu.data 362.243121 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 362.243121 # average UpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu.data 52071.302204 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 52071.302204 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu.dtb.walker 52000 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu.itb.walker 52000 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu.inst 52203.925620 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu.data 52075.861413 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 52086.639310 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.dtb.walker 52000 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.itb.walker 52000 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.inst 52203.925620 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.data 52075.861413 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 52086.639310 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 102875 # number of writebacks
system.l2c.writebacks::total 102875 # number of writebacks
system.l2c.ReadReq_mshr_misses::cpu.dtb.walker 22 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu.itb.walker 12 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu.inst 14520 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu.data 16989 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 31543 # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu.data 2871 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 2871 # number of UpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu.data 140746 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 140746 # number of ReadExReq MSHR misses
system.l2c.demand_mshr_misses::cpu.dtb.walker 22 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu.itb.walker 12 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu.inst 14520 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu.data 157735 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 172289 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu.dtb.walker 22 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu.itb.walker 12 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu.inst 14520 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu.data 157735 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 172289 # number of overall MSHR misses
system.l2c.ReadReq_mshr_miss_latency::cpu.dtb.walker 880000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu.itb.walker 480000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu.inst 583755000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu.data 681490000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 1266605000 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu.data 114997000 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 114997000 # number of UpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu.data 5639875000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 5639875000 # number of ReadExReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu.dtb.walker 880000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu.itb.walker 480000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu.inst 583755000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu.data 6321365000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 6906480000 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu.dtb.walker 880000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu.itb.walker 480000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu.inst 583755000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu.data 6321365000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 6906480000 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu.inst 264840000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu.data 131544749000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 131809589000 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu.data 31207839500 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 31207839500 # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu.inst 264840000 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu.data 162752588500 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 163017428500 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.002518 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu.itb.walker 0.003377 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu.inst 0.016996 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu.data 0.044928 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 0.025341 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu.data 0.991025 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.991025 # mshr miss rate for UpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu.data 0.568473 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 0.568473 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu.dtb.walker 0.002518 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu.itb.walker 0.003377 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu.inst 0.016996 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu.data 0.252085 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.115451 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu.dtb.walker 0.002518 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu.itb.walker 0.003377 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu.inst 0.016996 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu.data 0.252085 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.115451 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 40000 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 40000 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.inst 40203.512397 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.data 40113.602920 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total 40154.867958 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu.data 40054.684779 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 40054.684779 # average UpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu.data 40071.298651 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 40071.298651 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.dtb.walker 40000 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.itb.walker 40000 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.inst 40203.512397 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.data 40075.855073 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 40086.598680 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.dtb.walker 40000 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.itb.walker 40000 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.inst 40203.512397 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.data 40075.855073 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 40086.598680 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes.
system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs 0 # Number of DMA write transactions.
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 14995950 # DTB read hits
system.cpu.dtb.read_misses 7342 # DTB read misses
system.cpu.dtb.write_hits 11230967 # DTB write hits
system.cpu.dtb.write_misses 2209 # DTB write misses
system.cpu.dtb.flush_tlb 2 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 3488 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 184 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 452 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 15003292 # DTB read accesses
system.cpu.dtb.write_accesses 11233176 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 26226917 # DTB hits
system.cpu.dtb.misses 9551 # DTB misses
system.cpu.dtb.accesses 26236468 # DTB accesses
system.cpu.itb.inst_hits 60464458 # ITB inst hits
system.cpu.itb.inst_misses 4471 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 2 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 2343 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 60468929 # ITB inst accesses
system.cpu.itb.hits 60464458 # DTB hits
system.cpu.itb.misses 4471 # DTB misses
system.cpu.itb.accesses 60468929 # DTB accesses
system.cpu.numCycles 5182838000 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 59182652 # Number of instructions committed
system.cpu.committedOps 75585847 # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses 68355333 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 10269 # Number of float alu accesses
system.cpu.num_func_calls 1976025 # number of times a function call or return occured
system.cpu.num_conditional_control_insts 7653656 # number of instructions that are conditional controls
system.cpu.num_int_insts 68355333 # number of integer instructions
system.cpu.num_fp_insts 10269 # number of float instructions
system.cpu.num_int_register_reads 391421263 # number of times the integer registers were read
system.cpu.num_int_register_writes 73137347 # number of times the integer registers were written
system.cpu.num_fp_register_reads 7493 # number of times the floating registers were read
system.cpu.num_fp_register_writes 2780 # number of times the floating registers were written
system.cpu.num_mem_refs 27394170 # number of memory refs
system.cpu.num_load_insts 15659823 # Number of load instructions
system.cpu.num_store_insts 11734347 # Number of store instructions
system.cpu.num_idle_cycles 4573988502.570235 # Number of idle cycles
system.cpu.num_busy_cycles 608849497.429765 # Number of busy cycles
system.cpu.not_idle_fraction 0.117474 # Percentage of non-idle cycles
system.cpu.idle_fraction 0.882526 # Percentage of idle cycles
system.cpu.kern.inst.arm 0 # number of arm instructions executed
system.cpu.kern.inst.quiesce 82997 # number of quiesce instructions executed
system.cpu.icache.replacements 855402 # number of replacements
system.cpu.icache.tagsinuse 510.943261 # Cycle average of tags in use
system.cpu.icache.total_refs 59608544 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 855914 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 69.643146 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 18524424000 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 510.943261 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.997936 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.997936 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 59608544 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 59608544 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 59608544 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 59608544 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 59608544 # number of overall hits
system.cpu.icache.overall_hits::total 59608544 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 855914 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 855914 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 855914 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 855914 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 855914 # number of overall misses
system.cpu.icache.overall_misses::total 855914 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 12584924000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 12584924000 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 12584924000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 12584924000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 12584924000 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 12584924000 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 60464458 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 60464458 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 60464458 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 60464458 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 60464458 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 60464458 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.014156 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.014156 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.014156 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.014156 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.014156 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.014156 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14703.491239 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14703.491239 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14703.491239 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14703.491239 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14703.491239 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14703.491239 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.writebacks::writebacks 45705 # number of writebacks
system.cpu.icache.writebacks::total 45705 # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 855914 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 855914 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 855914 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 855914 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 855914 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 855914 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 10014791000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 10014791000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 10014791000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 10014791000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 10014791000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 10014791000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 350913000 # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 350913000 # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 350913000 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total 350913000 # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.014156 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.014156 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.014156 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.014156 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.014156 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.014156 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11700.697734 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11700.697734 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11700.697734 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11700.697734 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11700.697734 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11700.697734 # average overall mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 627094 # number of replacements
system.cpu.dcache.tagsinuse 511.875591 # Cycle average of tags in use
system.cpu.dcache.total_refs 23655637 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 627606 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 37.691859 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 660309000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 511.875591 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.999757 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.999757 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 13195546 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 13195546 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 9973168 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 9973168 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 236327 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 236327 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 247699 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 247699 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 23168714 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 23168714 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 23168714 # number of overall hits
system.cpu.dcache.overall_hits::total 23168714 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 368647 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 368647 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 250483 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 250483 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 11373 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 11373 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 619130 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 619130 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 619130 # number of overall misses
system.cpu.dcache.overall_misses::total 619130 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 5836151500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5836151500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 9546175500 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 9546175500 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 185299500 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 185299500 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 15382327000 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 15382327000 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 15382327000 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 15382327000 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 13564193 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 13564193 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 10223651 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 10223651 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 247700 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 247700 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 247699 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 247699 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 23787844 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 23787844 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 23787844 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 23787844 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.027178 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.027178 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.024500 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.024500 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.045914 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.045914 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.026027 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.026027 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.026027 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.026027 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15831.273549 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15831.273549 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 38111.071410 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38111.071410 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 16292.930625 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 16292.930625 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 24845.068079 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24845.068079 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 24845.068079 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24845.068079 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 566088 # number of writebacks
system.cpu.dcache.writebacks::total 566088 # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 368647 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 368647 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 250483 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 250483 # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 11373 # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total 11373 # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 619130 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 619130 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 619130 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 619130 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4730079000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 4730079000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8794683000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 8794683000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 151180500 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 151180500 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13524762000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 13524762000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13524762000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 13524762000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 146938040000 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 146938040000 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 40368528500 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 40368528500 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 187306568500 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total 187306568500 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.027178 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.027178 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.024500 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024500 # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.045914 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.045914 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.026027 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.026027 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.026027 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.026027 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12830.916839 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12830.916839 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35110.897746 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35110.897746 # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 13292.930625 # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13292.930625 # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 21844.785425 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21844.785425 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 21844.785425 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21844.785425 # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.iocache.replacements 0 # number of replacements
system.iocache.tagsinuse 0 # Cycle average of tags in use
system.iocache.total_refs 0 # Total number of references to valid blocks.
system.iocache.sampled_refs 0 # Sample count of references to valid blocks.
system.iocache.avg_refs nan # Average number of references to valid blocks.
system.iocache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1342278175263 # number of ReadReq MSHR uncacheable cycles
system.iocache.ReadReq_mshr_uncacheable_latency::total 1342278175263 # number of ReadReq MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1342278175263 # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::total 1342278175263 # number of overall MSHR uncacheable cycles
system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency
system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|