blob: 03b343541d80e5efa72f51936bad4707d2bcd188 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
|
---------- Begin Simulation Statistics ----------
sim_seconds 5.112043 # Number of seconds simulated
sim_ticks 5112043255000 # Number of ticks simulated
final_tick 5112043255000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 720353 # Simulator instruction rate (inst/s)
host_op_rate 1474974 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 18429520570 # Simulator tick rate (ticks/s)
host_mem_usage 355156 # Number of bytes of host memory used
host_seconds 277.38 # Real time elapsed on the host
sim_insts 199813913 # Number of instructions simulated
sim_ops 409133277 # Number of ops (including micro ops) simulated
system.physmem.bytes_read 15568704 # Number of bytes read from this memory
system.physmem.bytes_inst_read 972736 # Number of instructions bytes read from this memory
system.physmem.bytes_written 12232896 # Number of bytes written to this memory
system.physmem.num_reads 243261 # Number of read requests responded to by this memory
system.physmem.num_writes 191139 # Number of write requests responded to by this memory
system.physmem.num_other 0 # Number of other requests responded to by this memory
system.physmem.bw_read 3045495 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read 190283 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write 2392956 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total 5438452 # Total bandwidth to/from this memory (bytes/s)
system.l2c.replacements 164044 # number of replacements
system.l2c.tagsinuse 36842.944085 # Cycle average of tags in use
system.l2c.total_refs 3332458 # Total number of references to valid blocks.
system.l2c.sampled_refs 196390 # Sample count of references to valid blocks.
system.l2c.avg_refs 16.968573 # Average number of references to valid blocks.
system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.l2c.occ_blocks::writebacks 27139.322665 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu.dtb.walker 2.054559 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu.itb.walker 0.003581 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu.inst 1828.819855 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu.data 7872.743425 # Average occupied blocks per requestor
system.l2c.occ_percent::writebacks 0.414113 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu.dtb.walker 0.000031 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu.itb.walker 0.000000 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu.inst 0.027906 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu.data 0.120129 # Average percentage of cache occupancy
system.l2c.occ_percent::total 0.562179 # Average percentage of cache occupancy
system.l2c.ReadReq_hits::cpu.dtb.walker 6729 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu.itb.walker 2809 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu.inst 776101 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu.data 1266816 # number of ReadReq hits
system.l2c.ReadReq_hits::total 2052455 # number of ReadReq hits
system.l2c.Writeback_hits::writebacks 1529403 # number of Writeback hits
system.l2c.Writeback_hits::total 1529403 # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu.data 31 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 31 # number of UpgradeReq hits
system.l2c.ReadExReq_hits::cpu.data 168948 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 168948 # number of ReadExReq hits
system.l2c.demand_hits::cpu.dtb.walker 6729 # number of demand (read+write) hits
system.l2c.demand_hits::cpu.itb.walker 2809 # number of demand (read+write) hits
system.l2c.demand_hits::cpu.inst 776101 # number of demand (read+write) hits
system.l2c.demand_hits::cpu.data 1435764 # number of demand (read+write) hits
system.l2c.demand_hits::total 2221403 # number of demand (read+write) hits
system.l2c.overall_hits::cpu.dtb.walker 6729 # number of overall hits
system.l2c.overall_hits::cpu.itb.walker 2809 # number of overall hits
system.l2c.overall_hits::cpu.inst 776101 # number of overall hits
system.l2c.overall_hits::cpu.data 1435764 # number of overall hits
system.l2c.overall_hits::total 2221403 # number of overall hits
system.l2c.ReadReq_misses::cpu.dtb.walker 16 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu.itb.walker 11 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu.inst 15200 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu.data 40772 # number of ReadReq misses
system.l2c.ReadReq_misses::total 55999 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu.data 1792 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 1792 # number of UpgradeReq misses
system.l2c.ReadExReq_misses::cpu.data 144639 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 144639 # number of ReadExReq misses
system.l2c.demand_misses::cpu.dtb.walker 16 # number of demand (read+write) misses
system.l2c.demand_misses::cpu.itb.walker 11 # number of demand (read+write) misses
system.l2c.demand_misses::cpu.inst 15200 # number of demand (read+write) misses
system.l2c.demand_misses::cpu.data 185411 # number of demand (read+write) misses
system.l2c.demand_misses::total 200638 # number of demand (read+write) misses
system.l2c.overall_misses::cpu.dtb.walker 16 # number of overall misses
system.l2c.overall_misses::cpu.itb.walker 11 # number of overall misses
system.l2c.overall_misses::cpu.inst 15200 # number of overall misses
system.l2c.overall_misses::cpu.data 185411 # number of overall misses
system.l2c.overall_misses::total 200638 # number of overall misses
system.l2c.ReadReq_accesses::cpu.dtb.walker 6745 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu.itb.walker 2820 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu.inst 791301 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu.data 1307588 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 2108454 # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 1529403 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 1529403 # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu.data 1823 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 1823 # number of UpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu.data 313587 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 313587 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu.dtb.walker 6745 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu.itb.walker 2820 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu.inst 791301 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu.data 1621175 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 2422041 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu.dtb.walker 6745 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu.itb.walker 2820 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu.inst 791301 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu.data 1621175 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 2422041 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu.dtb.walker 0.002372 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu.itb.walker 0.003901 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu.inst 0.019209 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu.data 0.031181 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu.data 0.982995 # miss rate for UpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu.data 0.461240 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu.dtb.walker 0.002372 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu.itb.walker 0.003901 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu.inst 0.019209 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu.data 0.114368 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu.dtb.walker 0.002372 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu.itb.walker 0.003901 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu.inst 0.019209 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu.data 0.114368 # miss rate for overall accesses
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 144472 # number of writebacks
system.l2c.writebacks::total 144472 # number of writebacks
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.iocache.replacements 47570 # number of replacements
system.iocache.tagsinuse 0.042409 # Cycle average of tags in use
system.iocache.total_refs 0 # Total number of references to valid blocks.
system.iocache.sampled_refs 47586 # Sample count of references to valid blocks.
system.iocache.avg_refs 0 # Average number of references to valid blocks.
system.iocache.warmup_cycle 4994776740009 # Cycle when the warmup percentage was hit.
system.iocache.occ_blocks::pc.south_bridge.ide 0.042409 # Average occupied blocks per requestor
system.iocache.occ_percent::pc.south_bridge.ide 0.002651 # Average percentage of cache occupancy
system.iocache.occ_percent::total 0.002651 # Average percentage of cache occupancy
system.iocache.ReadReq_misses::pc.south_bridge.ide 905 # number of ReadReq misses
system.iocache.ReadReq_misses::total 905 # number of ReadReq misses
system.iocache.WriteReq_misses::pc.south_bridge.ide 46720 # number of WriteReq misses
system.iocache.WriteReq_misses::total 46720 # number of WriteReq misses
system.iocache.demand_misses::pc.south_bridge.ide 47625 # number of demand (read+write) misses
system.iocache.demand_misses::total 47625 # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide 47625 # number of overall misses
system.iocache.overall_misses::total 47625 # number of overall misses
system.iocache.ReadReq_accesses::pc.south_bridge.ide 905 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 905 # number of ReadReq accesses(hits+misses)
system.iocache.WriteReq_accesses::pc.south_bridge.ide 46720 # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total 46720 # number of WriteReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide 47625 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 47625 # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide 47625 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 47625 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide 1 # miss rate for ReadReq accesses
system.iocache.WriteReq_miss_rate::pc.south_bridge.ide 1 # miss rate for WriteReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide 1 # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.writebacks::writebacks 46667 # number of writebacks
system.iocache.writebacks::total 46667 # number of writebacks
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.pc.south_bridge.ide.disks0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes 34816 # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs 32 # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_full_pages 693 # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_bytes 2985984 # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs 812 # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_full_pages 1 # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_bytes 4096 # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs 1 # Number of DMA write transactions.
system.cpu.numCycles 10224086531 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 199813913 # Number of instructions committed
system.cpu.committedOps 409133277 # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses 374297244 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 0 # Number of float alu accesses
system.cpu.num_func_calls 0 # number of times a function call or return occured
system.cpu.num_conditional_control_insts 39954968 # number of instructions that are conditional controls
system.cpu.num_int_insts 374297244 # number of integer instructions
system.cpu.num_fp_insts 0 # number of float instructions
system.cpu.num_int_register_reads 801267455 # number of times the integer registers were read
system.cpu.num_int_register_writes 401624559 # number of times the integer registers were written
system.cpu.num_fp_register_reads 0 # number of times the floating registers were read
system.cpu.num_fp_register_writes 0 # number of times the floating registers were written
system.cpu.num_mem_refs 35626519 # number of memory refs
system.cpu.num_load_insts 27217784 # Number of load instructions
system.cpu.num_store_insts 8408735 # Number of store instructions
system.cpu.num_idle_cycles 9770605338.086651 # Number of idle cycles
system.cpu.num_busy_cycles 453481192.913350 # Number of busy cycles
system.cpu.not_idle_fraction 0.044354 # Percentage of non-idle cycles
system.cpu.idle_fraction 0.955646 # Percentage of idle cycles
system.cpu.kern.inst.arm 0 # number of arm instructions executed
system.cpu.kern.inst.quiesce 0 # number of quiesce instructions executed
system.cpu.icache.replacements 790795 # number of replacements
system.cpu.icache.tagsinuse 510.627676 # Cycle average of tags in use
system.cpu.icache.total_refs 243365777 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 791307 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 307.549127 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 148763105500 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 510.627676 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.997320 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.997320 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 243365777 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 243365777 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 243365777 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 243365777 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 243365777 # number of overall hits
system.cpu.icache.overall_hits::total 243365777 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 791314 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 791314 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 791314 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 791314 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 791314 # number of overall misses
system.cpu.icache.overall_misses::total 791314 # number of overall misses
system.cpu.icache.ReadReq_accesses::cpu.inst 244157091 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 244157091 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 244157091 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 244157091 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 244157091 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 244157091 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.003241 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.003241 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.003241 # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.writebacks::writebacks 809 # number of writebacks
system.cpu.icache.writebacks::total 809 # number of writebacks
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements 3435 # number of replacements
system.cpu.itb_walker_cache.tagsinuse 3.021701 # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs 7940 # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs 3444 # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs 2.305459 # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle 5105275407500 # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.occ_blocks::cpu.itb.walker 3.021701 # Average occupied blocks per requestor
system.cpu.itb_walker_cache.occ_percent::cpu.itb.walker 0.188856 # Average percentage of cache occupancy
system.cpu.itb_walker_cache.occ_percent::total 0.188856 # Average percentage of cache occupancy
system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker 7947 # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total 7947 # number of ReadReq hits
system.cpu.itb_walker_cache.WriteReq_hits::cpu.itb.walker 2 # number of WriteReq hits
system.cpu.itb_walker_cache.WriteReq_hits::total 2 # number of WriteReq hits
system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker 7949 # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total 7949 # number of demand (read+write) hits
system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker 7949 # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total 7949 # number of overall hits
system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker 4278 # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total 4278 # number of ReadReq misses
system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker 4278 # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total 4278 # number of demand (read+write) misses
system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker 4278 # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total 4278 # number of overall misses
system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker 12225 # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total 12225 # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::cpu.itb.walker 2 # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::total 2 # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker 12227 # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total 12227 # number of demand (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker 12227 # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total 12227 # number of overall (read+write) accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker 0.349939 # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker 0.349881 # miss rate for demand accesses
system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker 0.349881 # miss rate for overall accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes 0 # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies 0 # number of cache copies performed
system.cpu.itb_walker_cache.writebacks::writebacks 518 # number of writebacks
system.cpu.itb_walker_cache.writebacks::total 518 # number of writebacks
system.cpu.itb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements 7755 # number of replacements
system.cpu.dtb_walker_cache.tagsinuse 5.010998 # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs 12854 # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs 7767 # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs 1.654950 # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle 5101232849000 # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker 5.010998 # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker 0.313187 # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.occ_percent::total 0.313187 # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker 12875 # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total 12875 # number of ReadReq hits
system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker 12875 # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total 12875 # number of demand (read+write) hits
system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker 12875 # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total 12875 # number of overall hits
system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker 8933 # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total 8933 # number of ReadReq misses
system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker 8933 # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total 8933 # number of demand (read+write) misses
system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker 8933 # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total 8933 # number of overall misses
system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker 21808 # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total 21808 # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker 21808 # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total 21808 # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker 21808 # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total 21808 # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker 0.409620 # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker 0.409620 # miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker 0.409620 # miss rate for overall accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes 0 # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies 0 # number of cache copies performed
system.cpu.dtb_walker_cache.writebacks::writebacks 2517 # number of writebacks
system.cpu.dtb_walker_cache.writebacks::total 2517 # number of writebacks
system.cpu.dtb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1621277 # number of replacements
system.cpu.dcache.tagsinuse 511.999417 # Cycle average of tags in use
system.cpu.dcache.total_refs 20142220 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 1621789 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 12.419754 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 7549500 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 511.999417 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.999999 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.999999 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 12057024 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 12057024 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 8082938 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 8082938 # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data 20139962 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 20139962 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 20139962 # number of overall hits
system.cpu.dcache.overall_hits::total 20139962 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 1308207 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 1308207 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 315850 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 315850 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data 1624057 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 1624057 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 1624057 # number of overall misses
system.cpu.dcache.overall_misses::total 1624057 # number of overall misses
system.cpu.dcache.ReadReq_accesses::cpu.data 13365231 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 13365231 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 8398788 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 8398788 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 21764019 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 21764019 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 21764019 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 21764019 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.097881 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.037607 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.074621 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.074621 # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 1525559 # number of writebacks
system.cpu.dcache.writebacks::total 1525559 # number of writebacks
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|
