summaryrefslogtreecommitdiff
path: root/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/stats.txt
blob: 7e5bf1bcb02d40bf6fd87abf664a9ef7fd677180 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000047                       # Number of seconds simulated
sim_ticks                                       47487                       # Number of ticks simulated
final_tick                                      47487                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                   1000000000                       # Frequency of simulated ticks
host_inst_rate                                  68488                       # Simulator instruction rate (inst/s)
host_op_rate                                    68466                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1261208                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449476                       # Number of bytes of host memory used
host_seconds                                     0.04                       # Real time elapsed on the host
sim_insts                                        2577                       # Number of instructions simulated
sim_ops                                          2577                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                             1                       # Clock period in ticks
system.mem_ctrls.bytes_read::ruby.dir_cntrl0        40064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              40064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::ruby.dir_cntrl0        39808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           39808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::ruby.dir_cntrl0          626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::ruby.dir_cntrl0          622                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                622                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::ruby.dir_cntrl0    843683534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             843683534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::ruby.dir_cntrl0    838292585                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            838292585                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::ruby.dir_cntrl0   1681976120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1681976120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         626                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        622                       # Number of write requests accepted
system.mem_ctrls.readBursts                       626                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      622                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  24640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   23424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   40064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                39808                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    241                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   227                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                1                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                         47448                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   626                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  622                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          113                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    424.212389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   291.141419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   329.481775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           17     15.04%     15.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           29     25.66%     40.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           14     12.39%     53.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      7.96%     61.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      7.96%     69.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      8.85%     77.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      7.08%     84.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      3.54%     88.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           13     11.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          113                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           22                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean             17                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.622974                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.396969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13             2      9.09%      9.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15             7     31.82%     40.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17             7     31.82%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19             5     22.73%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35             1      4.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            22                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           22                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.636364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.592012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.292670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               17     77.27%     77.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      4.55%     81.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3     13.64%     95.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      4.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            22                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                         3756                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                   11071                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                       1925                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                         9.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                       5.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                   28.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       518.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       493.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    843.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    838.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.54                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      294                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     342                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.58                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                         38.02                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   257040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   142800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2046720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                1638144                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             30869604                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1107000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               39112668                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            832.609588                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE         1942                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF          1560                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT         43739                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   597240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   331800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2733120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2156544                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             31287528                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               740400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               40897992                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            870.614612                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE         1080                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF          1560                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT         44350                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.clk_domain.clock                         1                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                          415                       # DTB read hits
system.cpu.dtb.read_misses                          4                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                      419                       # DTB read accesses
system.cpu.dtb.write_hits                         294                       # DTB write hits
system.cpu.dtb.write_misses                         4                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                     298                       # DTB write accesses
system.cpu.dtb.data_hits                          709                       # DTB hits
system.cpu.dtb.data_misses                          8                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                      717                       # DTB accesses
system.cpu.itb.fetch_hits                        2586                       # ITB hits
system.cpu.itb.fetch_misses                        11                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                    2597                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                    4                       # Number of system calls
system.cpu.numCycles                            47487                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                        2577                       # Number of instructions committed
system.cpu.committedOps                          2577                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                  2375                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      6                       # Number of float alu accesses
system.cpu.num_func_calls                         140                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts          238                       # number of instructions that are conditional controls
system.cpu.num_int_insts                         2375                       # number of integer instructions
system.cpu.num_fp_insts                             6                       # number of float instructions
system.cpu.num_int_register_reads                2998                       # number of times the integer registers were read
system.cpu.num_int_register_writes               1768                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    6                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                           717                       # number of memory refs
system.cpu.num_load_insts                         419                       # Number of load instructions
system.cpu.num_store_insts                        298                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                      47487                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                               396                       # Number of branches fetched
system.cpu.op_class::No_OpClass                   189      7.31%      7.31% # Class of executed instruction
system.cpu.op_class::IntAlu                      1678     64.91%     72.22% # Class of executed instruction
system.cpu.op_class::IntMult                        1      0.04%     72.26% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.26% # Class of executed instruction
system.cpu.op_class::MemRead                      419     16.21%     88.47% # Class of executed instruction
system.cpu.op_class::MemWrite                     298     11.53%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                       2585                       # Class of executed instruction
system.ruby.clk_domain.clock                        1                       # Clock period in ticks
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                   1248                       # delay histogram for all message
system.ruby.delayHist                    |        1248    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     1248                       # delay histogram for all message
system.ruby.outstanding_req_hist::bucket_size            1                      
system.ruby.outstanding_req_hist::max_bucket            9                      
system.ruby.outstanding_req_hist::samples         3295                      
system.ruby.outstanding_req_hist::mean              1                      
system.ruby.outstanding_req_hist::gmean             1                      
system.ruby.outstanding_req_hist         |           0      0.00%      0.00% |        3295    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist::total          3295                      
system.ruby.latency_hist::bucket_size              64                      
system.ruby.latency_hist::max_bucket              639                      
system.ruby.latency_hist::samples                3294                      
system.ruby.latency_hist::mean              13.416211                      
system.ruby.latency_hist::gmean              5.177559                      
system.ruby.latency_hist::stdev             25.037672                      
system.ruby.latency_hist                 |        3186     96.72%     96.72% |          90      2.73%     99.45% |          15      0.46%     99.91% |           0      0.00%     99.91% |           2      0.06%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist::total                  3294                      
system.ruby.hit_latency_hist::bucket_size            1                      
system.ruby.hit_latency_hist::max_bucket            9                      
system.ruby.hit_latency_hist::samples            2668                      
system.ruby.hit_latency_hist::mean                  3                      
system.ruby.hit_latency_hist::gmean          3.000000                      
system.ruby.hit_latency_hist             |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |        2668    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist::total              2668                      
system.ruby.miss_latency_hist::bucket_size           64                      
system.ruby.miss_latency_hist::max_bucket          639                      
system.ruby.miss_latency_hist::samples            626                      
system.ruby.miss_latency_hist::mean         57.809904                      
system.ruby.miss_latency_hist::gmean        52.994493                      
system.ruby.miss_latency_hist::stdev        29.424898                      
system.ruby.miss_latency_hist            |         518     82.75%     82.75% |          90     14.38%     97.12% |          15      2.40%     99.52% |           0      0.00%     99.52% |           2      0.32%     99.84% |           1      0.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist::total              626                      
system.ruby.Directory.incomplete_times            625                      
system.ruby.l1_cntrl0.cacheMemory.demand_hits         2668                       # Number of cache demand hits
system.ruby.l1_cntrl0.cacheMemory.demand_misses          626                       # Number of cache demand misses
system.ruby.l1_cntrl0.cacheMemory.demand_accesses         3294                       # Number of cache demand accesses
system.ruby.memctrl_clk_domain.clock                3                       # Clock period in ticks
system.ruby.network.routers0.percent_links_utilized     6.570219                      
system.ruby.network.routers0.msg_count.Control::2          626                      
system.ruby.network.routers0.msg_count.Data::2          622                      
system.ruby.network.routers0.msg_count.Response_Data::4          626                      
system.ruby.network.routers0.msg_count.Writeback_Control::3          622                      
system.ruby.network.routers0.msg_bytes.Control::2         5008                      
system.ruby.network.routers0.msg_bytes.Data::2        44784                      
system.ruby.network.routers0.msg_bytes.Response_Data::4        45072                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::3         4976                      
system.ruby.network.routers1.percent_links_utilized     6.570219                      
system.ruby.network.routers1.msg_count.Control::2          626                      
system.ruby.network.routers1.msg_count.Data::2          622                      
system.ruby.network.routers1.msg_count.Response_Data::4          626                      
system.ruby.network.routers1.msg_count.Writeback_Control::3          622                      
system.ruby.network.routers1.msg_bytes.Control::2         5008                      
system.ruby.network.routers1.msg_bytes.Data::2        44784                      
system.ruby.network.routers1.msg_bytes.Response_Data::4        45072                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::3         4976                      
system.ruby.network.routers2.percent_links_utilized     6.570219                      
system.ruby.network.routers2.msg_count.Control::2          626                      
system.ruby.network.routers2.msg_count.Data::2          622                      
system.ruby.network.routers2.msg_count.Response_Data::4          626                      
system.ruby.network.routers2.msg_count.Writeback_Control::3          622                      
system.ruby.network.routers2.msg_bytes.Control::2         5008                      
system.ruby.network.routers2.msg_bytes.Data::2        44784                      
system.ruby.network.routers2.msg_bytes.Response_Data::4        45072                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::3         4976                      
system.ruby.network.msg_count.Control            1878                      
system.ruby.network.msg_count.Data               1866                      
system.ruby.network.msg_count.Response_Data         1878                      
system.ruby.network.msg_count.Writeback_Control         1866                      
system.ruby.network.msg_byte.Control            15024                      
system.ruby.network.msg_byte.Data              134352                      
system.ruby.network.msg_byte.Response_Data       135216                      
system.ruby.network.msg_byte.Writeback_Control        14928                      
system.ruby.network.routers0.throttle0.link_utilization     6.587066                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::4          626                      
system.ruby.network.routers0.throttle0.msg_count.Writeback_Control::3          622                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::4        45072                      
system.ruby.network.routers0.throttle0.msg_bytes.Writeback_Control::3         4976                      
system.ruby.network.routers0.throttle1.link_utilization     6.553373                      
system.ruby.network.routers0.throttle1.msg_count.Control::2          626                      
system.ruby.network.routers0.throttle1.msg_count.Data::2          622                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::2         5008                      
system.ruby.network.routers0.throttle1.msg_bytes.Data::2        44784                      
system.ruby.network.routers1.throttle0.link_utilization     6.553373                      
system.ruby.network.routers1.throttle0.msg_count.Control::2          626                      
system.ruby.network.routers1.throttle0.msg_count.Data::2          622                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::2         5008                      
system.ruby.network.routers1.throttle0.msg_bytes.Data::2        44784                      
system.ruby.network.routers1.throttle1.link_utilization     6.587066                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::4          626                      
system.ruby.network.routers1.throttle1.msg_count.Writeback_Control::3          622                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::4        45072                      
system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Control::3         4976                      
system.ruby.network.routers2.throttle0.link_utilization     6.587066                      
system.ruby.network.routers2.throttle0.msg_count.Response_Data::4          626                      
system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::3          622                      
system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::4        45072                      
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::3         4976                      
system.ruby.network.routers2.throttle1.link_utilization     6.553373                      
system.ruby.network.routers2.throttle1.msg_count.Control::2          626                      
system.ruby.network.routers2.throttle1.msg_count.Data::2          622                      
system.ruby.network.routers2.throttle1.msg_bytes.Control::2         5008                      
system.ruby.network.routers2.throttle1.msg_bytes.Data::2        44784                      
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           626                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         626    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             626                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples           622                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |         622    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total             622                       # delay histogram for vnet_2
system.ruby.LD.latency_hist::bucket_size           64                      
system.ruby.LD.latency_hist::max_bucket           639                      
system.ruby.LD.latency_hist::samples              415                      
system.ruby.LD.latency_hist::mean           33.036145                      
system.ruby.LD.latency_hist::gmean          15.653569                      
system.ruby.LD.latency_hist::stdev          33.343638                      
system.ruby.LD.latency_hist              |         375     90.36%     90.36% |          35      8.43%     98.80% |           4      0.96%     99.76% |           0      0.00%     99.76% |           0      0.00%     99.76% |           1      0.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist::total                415                      
system.ruby.LD.hit_latency_hist::bucket_size            1                      
system.ruby.LD.hit_latency_hist::max_bucket            9                      
system.ruby.LD.hit_latency_hist::samples          170                      
system.ruby.LD.hit_latency_hist::mean               3                      
system.ruby.LD.hit_latency_hist::gmean       3.000000                      
system.ruby.LD.hit_latency_hist          |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         170    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist::total            170                      
system.ruby.LD.miss_latency_hist::bucket_size           64                      
system.ruby.LD.miss_latency_hist::max_bucket          639                      
system.ruby.LD.miss_latency_hist::samples          245                      
system.ruby.LD.miss_latency_hist::mean      53.877551                      
system.ruby.LD.miss_latency_hist::gmean     49.256670                      
system.ruby.LD.miss_latency_hist::stdev     28.665419                      
system.ruby.LD.miss_latency_hist         |         205     83.67%     83.67% |          35     14.29%     97.96% |           4      1.63%     99.59% |           0      0.00%     99.59% |           0      0.00%     99.59% |           1      0.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist::total           245                      
system.ruby.ST.latency_hist::bucket_size           32                      
system.ruby.ST.latency_hist::max_bucket           319                      
system.ruby.ST.latency_hist::samples              294                      
system.ruby.ST.latency_hist::mean           17.955782                      
system.ruby.ST.latency_hist::gmean           6.677068                      
system.ruby.ST.latency_hist::stdev          30.544793                      
system.ruby.ST.latency_hist              |         210     71.43%     71.43% |          73     24.83%     96.26% |           7      2.38%     98.64% |           0      0.00%     98.64% |           3      1.02%     99.66% |           0      0.00%     99.66% |           0      0.00%     99.66% |           0      0.00%     99.66% |           0      0.00%     99.66% |           1      0.34%    100.00%
system.ruby.ST.latency_hist::total                294                      
system.ruby.ST.hit_latency_hist::bucket_size            1                      
system.ruby.ST.hit_latency_hist::max_bucket            9                      
system.ruby.ST.hit_latency_hist::samples          210                      
system.ruby.ST.hit_latency_hist::mean               3                      
system.ruby.ST.hit_latency_hist::gmean       3.000000                      
system.ruby.ST.hit_latency_hist          |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         210    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist::total            210                      
system.ruby.ST.miss_latency_hist::bucket_size           32                      
system.ruby.ST.miss_latency_hist::max_bucket          319                      
system.ruby.ST.miss_latency_hist::samples           84                      
system.ruby.ST.miss_latency_hist::mean      55.345238                      
system.ruby.ST.miss_latency_hist::gmean     49.345449                      
system.ruby.ST.miss_latency_hist::stdev     36.232680                      
system.ruby.ST.miss_latency_hist         |           0      0.00%      0.00% |          73     86.90%     86.90% |           7      8.33%     95.24% |           0      0.00%     95.24% |           3      3.57%     98.81% |           0      0.00%     98.81% |           0      0.00%     98.81% |           0      0.00%     98.81% |           0      0.00%     98.81% |           1      1.19%    100.00%
system.ruby.ST.miss_latency_hist::total            84                      
system.ruby.IFETCH.latency_hist::bucket_size           32                      
system.ruby.IFETCH.latency_hist::max_bucket          319                      
system.ruby.IFETCH.latency_hist::samples         2585                      
system.ruby.IFETCH.latency_hist::mean        9.750097                      
system.ruby.IFETCH.latency_hist::gmean       4.211373                      
system.ruby.IFETCH.latency_hist::stdev      20.913083                      
system.ruby.IFETCH.latency_hist          |        2288     88.51%     88.51% |         240      9.28%     97.79% |          46      1.78%     99.57% |           2      0.08%     99.65% |           2      0.08%     99.73% |           6      0.23%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           1      0.04%    100.00%
system.ruby.IFETCH.latency_hist::total           2585                      
system.ruby.IFETCH.hit_latency_hist::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist::samples         2288                      
system.ruby.IFETCH.hit_latency_hist::mean            3                      
system.ruby.IFETCH.hit_latency_hist::gmean     3.000000                      
system.ruby.IFETCH.hit_latency_hist      |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |        2288    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist::total         2288                      
system.ruby.IFETCH.miss_latency_hist::bucket_size           32                      
system.ruby.IFETCH.miss_latency_hist::max_bucket          319                      
system.ruby.IFETCH.miss_latency_hist::samples          297                      
system.ruby.IFETCH.miss_latency_hist::mean    61.750842                      
system.ruby.IFETCH.miss_latency_hist::gmean    57.437802                      
system.ruby.IFETCH.miss_latency_hist::stdev    27.433554                      
system.ruby.IFETCH.miss_latency_hist     |           0      0.00%      0.00% |         240     80.81%     80.81% |          46     15.49%     96.30% |           2      0.67%     96.97% |           2      0.67%     97.64% |           6      2.02%     99.66% |           0      0.00%     99.66% |           0      0.00%     99.66% |           0      0.00%     99.66% |           1      0.34%    100.00%
system.ruby.IFETCH.miss_latency_hist::total          297                      
system.ruby.Directory.miss_mach_latency_hist::bucket_size           64                      
system.ruby.Directory.miss_mach_latency_hist::max_bucket          639                      
system.ruby.Directory.miss_mach_latency_hist::samples          626                      
system.ruby.Directory.miss_mach_latency_hist::mean    57.809904                      
system.ruby.Directory.miss_mach_latency_hist::gmean    52.994493                      
system.ruby.Directory.miss_mach_latency_hist::stdev    29.424898                      
system.ruby.Directory.miss_mach_latency_hist |         518     82.75%     82.75% |          90     14.38%     97.12% |          15      2.40%     99.52% |           0      0.00%     99.52% |           2      0.32%     99.84% |           1      0.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_mach_latency_hist::total          626                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::bucket_size            1                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::max_bucket            9                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::samples            1                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::stdev          nan                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::total            1                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::bucket_size            1                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::max_bucket            9                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::samples            1                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::stdev          nan                      
system.ruby.Directory.miss_latency_hist.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.initial_to_forward::total            1                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::bucket_size            1                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::max_bucket            9                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::samples            1                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::stdev          nan                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.forward_to_first_response::total            1                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::bucket_size            8                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::max_bucket           79                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::samples            1                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::mean           75                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::gmean    75.000000                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::stdev          nan                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.Directory.miss_latency_hist.first_response_to_completion::total            1                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::bucket_size           64                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::max_bucket          639                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::samples          245                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::mean    53.877551                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::gmean    49.256670                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::stdev    28.665419                      
system.ruby.LD.Directory.miss_type_mach_latency_hist |         205     83.67%     83.67% |          35     14.29%     97.96% |           4      1.63%     99.59% |           0      0.00%     99.59% |           0      0.00%     99.59% |           1      0.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.Directory.miss_type_mach_latency_hist::total          245                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::bucket_size           32                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::max_bucket          319                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::samples           84                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::mean    55.345238                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::gmean    49.345449                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::stdev    36.232680                      
system.ruby.ST.Directory.miss_type_mach_latency_hist |           0      0.00%      0.00% |          73     86.90%     86.90% |           7      8.33%     95.24% |           0      0.00%     95.24% |           3      3.57%     98.81% |           0      0.00%     98.81% |           0      0.00%     98.81% |           0      0.00%     98.81% |           0      0.00%     98.81% |           1      1.19%    100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist::total           84                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::bucket_size           32                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::max_bucket          319                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::samples          297                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::mean    61.750842                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::gmean    57.437802                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::stdev    27.433554                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist |           0      0.00%      0.00% |         240     80.81%     80.81% |          46     15.49%     96.30% |           2      0.67%     96.97% |           2      0.67%     97.64% |           6      2.02%     99.66% |           0      0.00%     99.66% |           0      0.00%     99.66% |           0      0.00%     99.66% |           1      0.34%    100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::total          297                      
system.ruby.Directory_Controller.GETX             626      0.00%      0.00%
system.ruby.Directory_Controller.PUTX             622      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data          626      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack          622      0.00%      0.00%
system.ruby.Directory_Controller.I.GETX           626      0.00%      0.00%
system.ruby.Directory_Controller.M.PUTX           622      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data          626      0.00%      0.00%
system.ruby.Directory_Controller.MI.Memory_Ack          622      0.00%      0.00%
system.ruby.L1Cache_Controller.Load               415      0.00%      0.00%
system.ruby.L1Cache_Controller.Ifetch            2585      0.00%      0.00%
system.ruby.L1Cache_Controller.Store              294      0.00%      0.00%
system.ruby.L1Cache_Controller.Data               626      0.00%      0.00%
system.ruby.L1Cache_Controller.Replacement          622      0.00%      0.00%
system.ruby.L1Cache_Controller.Writeback_Ack          622      0.00%      0.00%
system.ruby.L1Cache_Controller.I.Load             245      0.00%      0.00%
system.ruby.L1Cache_Controller.I.Ifetch           297      0.00%      0.00%
system.ruby.L1Cache_Controller.I.Store             84      0.00%      0.00%
system.ruby.L1Cache_Controller.M.Load             170      0.00%      0.00%
system.ruby.L1Cache_Controller.M.Ifetch          2288      0.00%      0.00%
system.ruby.L1Cache_Controller.M.Store            210      0.00%      0.00%
system.ruby.L1Cache_Controller.M.Replacement          622      0.00%      0.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack          622      0.00%      0.00%
system.ruby.L1Cache_Controller.IS.Data            542      0.00%      0.00%
system.ruby.L1Cache_Controller.IM.Data             84      0.00%      0.00%

---------- End Simulation Statistics   ----------