summaryrefslogtreecommitdiff
path: root/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout
blob: 25b78577f474e26f9c02b1adf962fe364f6d86f7 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Redirecting stdout to build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing/simout
Redirecting stderr to build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing/simerr
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 compiled Jun 21 2014 11:22:42
gem5 started Jun 21 2014 11:25:21
gem5 executing on phenom
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
      0: system.cpu.isa: ISA system set to: 0 0x4e56660
info: Entering event queue @ 0.  Starting simulation...
Hello world!
Exiting @ tick 16786000 because target called exit()