summaryrefslogtreecommitdiff
path: root/tests/quick/se/00.hello/ref/sparc/linux/simple-timing-ruby/stats.txt
blob: 1ca0b6acd00b3191b0e293ddf5a1373f3eee50d5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000108                       # Number of seconds simulated
sim_ticks                                      107952                       # Number of ticks simulated
final_tick                                     107952                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                   1000000000                       # Frequency of simulated ticks
host_inst_rate                                  36056                       # Simulator instruction rate (inst/s)
host_op_rate                                    36051                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 730482                       # Simulator tick rate (ticks/s)
host_mem_usage                                 160860                       # Number of bytes of host memory used
host_seconds                                     0.15                       # Real time elapsed on the host
sim_insts                                        5327                       # Number of instructions simulated
sim_ops                                          5327                       # Number of ops (including micro ops) simulated
system.ruby.l1_cntrl0.cacheMemory.demand_hits         5469                       # Number of cache demand hits
system.ruby.l1_cntrl0.cacheMemory.demand_misses         1289                       # Number of cache demand misses
system.ruby.l1_cntrl0.cacheMemory.demand_accesses         6758                       # Number of cache demand accesses
system.cpu.workload.num_syscalls                   11                       # Number of system calls
system.cpu.numCycles                           107952                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                        5327                       # Number of instructions committed
system.cpu.committedOps                          5327                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                  4505                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                         146                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts          773                       # number of instructions that are conditional controls
system.cpu.num_int_insts                         4505                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads               10598                       # number of times the integer registers were read
system.cpu.num_int_register_writes               4845                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                          1401                       # number of memory refs
system.cpu.num_load_insts                         723                       # Number of load instructions
system.cpu.num_store_insts                        678                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                     107952                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles

---------- End Simulation Statistics   ----------