blob: 51b100b5fb356d7b8fc7d3b9e51d8822a8de7214 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.000096 # Number of seconds simulated
sim_ticks 95989 # Number of ticks simulated
final_tick 95989 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000 # Frequency of simulated ticks
host_inst_rate 73101 # Simulator instruction rate (inst/s)
host_op_rate 73087 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 1316740 # Simulator tick rate (ticks/s)
host_mem_usage 448980 # Number of bytes of host memory used
host_seconds 0.07 # Real time elapsed on the host
sim_insts 5327 # Number of instructions simulated
sim_ops 5327 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1 # Clock period in ticks
system.mem_ctrls.bytes_read::ruby.dir_cntrl0 82496 # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total 82496 # Number of bytes read from this memory
system.mem_ctrls.bytes_written::ruby.dir_cntrl0 82240 # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total 82240 # Number of bytes written to this memory
system.mem_ctrls.num_reads::ruby.dir_cntrl0 1289 # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total 1289 # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::ruby.dir_cntrl0 1285 # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total 1285 # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::ruby.dir_cntrl0 859431810 # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total 859431810 # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::ruby.dir_cntrl0 856764838 # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total 856764838 # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::ruby.dir_cntrl0 1716196648 # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total 1716196648 # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs 1289 # Number of read requests accepted
system.mem_ctrls.writeReqs 1285 # Number of write requests accepted
system.mem_ctrls.readBursts 1289 # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts 1285 # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM 44736 # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ 37760 # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten 45312 # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys 82496 # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys 82240 # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ 590 # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts 557 # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0 30 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1 16 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2 1 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3 8 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4 0 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5 111 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6 121 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7 141 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8 57 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9 34 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10 12 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11 59 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12 23 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13 63 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14 15 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15 8 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0 31 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1 15 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2 1 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3 8 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5 111 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6 120 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7 148 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8 59 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9 37 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10 12 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11 59 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12 23 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13 58 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14 18 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15 8 # Per bank write bursts
system.mem_ctrls.numRdRetry 0 # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry 0 # Number of times write queue was full causing retry
system.mem_ctrls.totGap 95925 # Total gap between requests
system.mem_ctrls.readPktSize::0 0 # Read request sizes (log2)
system.mem_ctrls.readPktSize::1 0 # Read request sizes (log2)
system.mem_ctrls.readPktSize::2 0 # Read request sizes (log2)
system.mem_ctrls.readPktSize::3 0 # Read request sizes (log2)
system.mem_ctrls.readPktSize::4 0 # Read request sizes (log2)
system.mem_ctrls.readPktSize::5 0 # Read request sizes (log2)
system.mem_ctrls.readPktSize::6 1289 # Read request sizes (log2)
system.mem_ctrls.writePktSize::0 0 # Write request sizes (log2)
system.mem_ctrls.writePktSize::1 0 # Write request sizes (log2)
system.mem_ctrls.writePktSize::2 0 # Write request sizes (log2)
system.mem_ctrls.writePktSize::3 0 # Write request sizes (log2)
system.mem_ctrls.writePktSize::4 0 # Write request sizes (log2)
system.mem_ctrls.writePktSize::5 0 # Write request sizes (log2)
system.mem_ctrls.writePktSize::6 1285 # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0 699 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15 8 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16 9 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17 36 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18 45 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19 50 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20 47 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21 44 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22 43 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23 43 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24 43 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25 43 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26 43 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27 43 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28 43 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29 43 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30 43 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31 43 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32 43 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples 230 # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean 387.339130 # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean 262.668395 # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev 318.441590 # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127 45 19.57% 19.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255 51 22.17% 41.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383 39 16.96% 58.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511 22 9.57% 68.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639 23 10.00% 78.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767 5 2.17% 80.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895 12 5.22% 85.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023 9 3.91% 89.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151 24 10.43% 100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total 230 # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples 43 # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean 16.186047 # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean 15.978763 # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev 3.231215 # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15 22 51.16% 51.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17 14 32.56% 83.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19 5 11.63% 95.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21 1 2.33% 97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35 1 2.33% 100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total 43 # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples 43 # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean 16.465116 # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean 16.435760 # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev 1.031615 # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16 35 81.40% 81.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17 1 2.33% 83.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18 2 4.65% 88.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19 5 11.63% 100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total 43 # Writes before turning the bus around for reads
system.mem_ctrls.totQLat 8743 # Total ticks spent queuing
system.mem_ctrls.totMemAccLat 22024 # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat 3495 # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat 12.51 # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat 5.00 # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat 31.51 # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW 466.05 # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW 472.05 # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys 859.43 # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys 856.76 # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil 7.33 # Data bus utilization in percentage
system.mem_ctrls.busUtilRead 3.64 # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite 3.69 # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen 1.00 # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen 25.98 # Average write queue length when enqueuing
system.mem_ctrls.readRowHits 496 # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits 676 # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate 70.96 # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate 92.86 # Row buffer hit rate for writes
system.mem_ctrls.avgGap 37.27 # Average gap between requests
system.mem_ctrls.pageHitRate 82.13 # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy 1035720 # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy 575400 # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy 5229120 # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy 4271616 # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy 6102720 # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy 59194044 # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy 4292400 # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy 80701020 # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower 861.316185 # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 6799 # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF 3120 # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 0 # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT 83841 # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 0 # Time in different power states
system.mem_ctrls_1.actEnergy 672840 # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy 373800 # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy 3257280 # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy 2716416 # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy 6102720 # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy 56250108 # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy 6873000 # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy 76246164 # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower 813.795884 # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 11133 # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF 3120 # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT 79453 # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.cpu.clk_domain.clock 1 # Clock period in ticks
system.cpu.workload.num_syscalls 11 # Number of system calls
system.cpu.numCycles 95989 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 5327 # Number of instructions committed
system.cpu.committedOps 5327 # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses 4505 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 0 # Number of float alu accesses
system.cpu.num_func_calls 146 # number of times a function call or return occured
system.cpu.num_conditional_control_insts 773 # number of instructions that are conditional controls
system.cpu.num_int_insts 4505 # number of integer instructions
system.cpu.num_fp_insts 0 # number of float instructions
system.cpu.num_int_register_reads 10598 # number of times the integer registers were read
system.cpu.num_int_register_writes 4845 # number of times the integer registers were written
system.cpu.num_fp_register_reads 0 # number of times the floating registers were read
system.cpu.num_fp_register_writes 0 # number of times the floating registers were written
system.cpu.num_mem_refs 1401 # number of memory refs
system.cpu.num_load_insts 723 # Number of load instructions
system.cpu.num_store_insts 678 # Number of store instructions
system.cpu.num_idle_cycles 0.999990 # Number of idle cycles
system.cpu.num_busy_cycles 95988.000010 # Number of busy cycles
system.cpu.not_idle_fraction 0.999990 # Percentage of non-idle cycles
system.cpu.idle_fraction 0.000010 # Percentage of idle cycles
system.cpu.Branches 1121 # Number of branches fetched
system.cpu.op_class::No_OpClass 173 3.22% 3.22% # Class of executed instruction
system.cpu.op_class::IntAlu 3796 70.69% 73.91% # Class of executed instruction
system.cpu.op_class::IntMult 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::IntDiv 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::FloatAdd 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::FloatCmp 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::FloatCvt 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::FloatMult 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::FloatDiv 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::FloatSqrt 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::SimdAdd 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::SimdAddAcc 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::SimdAlu 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::SimdCmp 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::SimdCvt 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::SimdMisc 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::SimdMult 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::SimdMultAcc 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::SimdShift 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::SimdSqrt 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::SimdFloatMult 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt 0 0.00% 73.91% # Class of executed instruction
system.cpu.op_class::MemRead 723 13.46% 87.37% # Class of executed instruction
system.cpu.op_class::MemWrite 678 12.63% 100.00% # Class of executed instruction
system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::total 5370 # Class of executed instruction
system.ruby.clk_domain.clock 1 # Clock period in ticks
system.ruby.delayHist::bucket_size 1 # delay histogram for all message
system.ruby.delayHist::max_bucket 9 # delay histogram for all message
system.ruby.delayHist::samples 2574 # delay histogram for all message
system.ruby.delayHist | 2574 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% # delay histogram for all message
system.ruby.delayHist::total 2574 # delay histogram for all message
system.ruby.outstanding_req_hist::bucket_size 1
system.ruby.outstanding_req_hist::max_bucket 9
system.ruby.outstanding_req_hist::samples 6759
system.ruby.outstanding_req_hist::mean 1
system.ruby.outstanding_req_hist::gmean 1
system.ruby.outstanding_req_hist | 0 0.00% 0.00% | 6759 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.outstanding_req_hist::total 6759
system.ruby.latency_hist::bucket_size 64
system.ruby.latency_hist::max_bucket 639
system.ruby.latency_hist::samples 6758
system.ruby.latency_hist::mean 13.203759
system.ruby.latency_hist::gmean 5.149407
system.ruby.latency_hist::stdev 25.345890
system.ruby.latency_hist | 6535 96.70% 96.70% | 182 2.69% 99.39% | 30 0.44% 99.84% | 2 0.03% 99.87% | 8 0.12% 99.99% | 1 0.01% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.latency_hist::total 6758
system.ruby.hit_latency_hist::bucket_size 1
system.ruby.hit_latency_hist::max_bucket 9
system.ruby.hit_latency_hist::samples 5469
system.ruby.hit_latency_hist::mean 3
system.ruby.hit_latency_hist::gmean 3.000000
system.ruby.hit_latency_hist | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 5469 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.hit_latency_hist::total 5469
system.ruby.miss_latency_hist::bucket_size 64
system.ruby.miss_latency_hist::max_bucket 639
system.ruby.miss_latency_hist::samples 1289
system.ruby.miss_latency_hist::mean 56.496509
system.ruby.miss_latency_hist::gmean 50.965481
system.ruby.miss_latency_hist::stdev 32.440273
system.ruby.miss_latency_hist | 1066 82.70% 82.70% | 182 14.12% 96.82% | 30 2.33% 99.15% | 2 0.16% 99.30% | 8 0.62% 99.92% | 1 0.08% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.miss_latency_hist::total 1289
system.ruby.Directory.incomplete_times 1288
system.ruby.l1_cntrl0.cacheMemory.demand_hits 5469 # Number of cache demand hits
system.ruby.l1_cntrl0.cacheMemory.demand_misses 1289 # Number of cache demand misses
system.ruby.l1_cntrl0.cacheMemory.demand_accesses 6758 # Number of cache demand accesses
system.ruby.memctrl_clk_domain.clock 3 # Clock period in ticks
system.ruby.network.routers0.percent_links_utilized 6.703893
system.ruby.network.routers0.msg_count.Control::2 1289
system.ruby.network.routers0.msg_count.Data::2 1285
system.ruby.network.routers0.msg_count.Response_Data::4 1289
system.ruby.network.routers0.msg_count.Writeback_Control::3 1285
system.ruby.network.routers0.msg_bytes.Control::2 10312
system.ruby.network.routers0.msg_bytes.Data::2 92520
system.ruby.network.routers0.msg_bytes.Response_Data::4 92808
system.ruby.network.routers0.msg_bytes.Writeback_Control::3 10280
system.ruby.network.routers1.percent_links_utilized 6.703893
system.ruby.network.routers1.msg_count.Control::2 1289
system.ruby.network.routers1.msg_count.Data::2 1285
system.ruby.network.routers1.msg_count.Response_Data::4 1289
system.ruby.network.routers1.msg_count.Writeback_Control::3 1285
system.ruby.network.routers1.msg_bytes.Control::2 10312
system.ruby.network.routers1.msg_bytes.Data::2 92520
system.ruby.network.routers1.msg_bytes.Response_Data::4 92808
system.ruby.network.routers1.msg_bytes.Writeback_Control::3 10280
system.ruby.network.routers2.percent_links_utilized 6.703893
system.ruby.network.routers2.msg_count.Control::2 1289
system.ruby.network.routers2.msg_count.Data::2 1285
system.ruby.network.routers2.msg_count.Response_Data::4 1289
system.ruby.network.routers2.msg_count.Writeback_Control::3 1285
system.ruby.network.routers2.msg_bytes.Control::2 10312
system.ruby.network.routers2.msg_bytes.Data::2 92520
system.ruby.network.routers2.msg_bytes.Response_Data::4 92808
system.ruby.network.routers2.msg_bytes.Writeback_Control::3 10280
system.ruby.network.msg_count.Control 3867
system.ruby.network.msg_count.Data 3855
system.ruby.network.msg_count.Response_Data 3867
system.ruby.network.msg_count.Writeback_Control 3855
system.ruby.network.msg_byte.Control 30936
system.ruby.network.msg_byte.Data 277560
system.ruby.network.msg_byte.Response_Data 278424
system.ruby.network.msg_byte.Writeback_Control 30840
system.ruby.network.routers0.throttle0.link_utilization 6.712227
system.ruby.network.routers0.throttle0.msg_count.Response_Data::4 1289
system.ruby.network.routers0.throttle0.msg_count.Writeback_Control::3 1285
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::4 92808
system.ruby.network.routers0.throttle0.msg_bytes.Writeback_Control::3 10280
system.ruby.network.routers0.throttle1.link_utilization 6.695559
system.ruby.network.routers0.throttle1.msg_count.Control::2 1289
system.ruby.network.routers0.throttle1.msg_count.Data::2 1285
system.ruby.network.routers0.throttle1.msg_bytes.Control::2 10312
system.ruby.network.routers0.throttle1.msg_bytes.Data::2 92520
system.ruby.network.routers1.throttle0.link_utilization 6.695559
system.ruby.network.routers1.throttle0.msg_count.Control::2 1289
system.ruby.network.routers1.throttle0.msg_count.Data::2 1285
system.ruby.network.routers1.throttle0.msg_bytes.Control::2 10312
system.ruby.network.routers1.throttle0.msg_bytes.Data::2 92520
system.ruby.network.routers1.throttle1.link_utilization 6.712227
system.ruby.network.routers1.throttle1.msg_count.Response_Data::4 1289
system.ruby.network.routers1.throttle1.msg_count.Writeback_Control::3 1285
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::4 92808
system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Control::3 10280
system.ruby.network.routers2.throttle0.link_utilization 6.712227
system.ruby.network.routers2.throttle0.msg_count.Response_Data::4 1289
system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::3 1285
system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::4 92808
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::3 10280
system.ruby.network.routers2.throttle1.link_utilization 6.695559
system.ruby.network.routers2.throttle1.msg_count.Control::2 1289
system.ruby.network.routers2.throttle1.msg_count.Data::2 1285
system.ruby.network.routers2.throttle1.msg_bytes.Control::2 10312
system.ruby.network.routers2.throttle1.msg_bytes.Data::2 92520
system.ruby.delayVCHist.vnet_1::bucket_size 1 # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket 9 # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples 1289 # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1 | 1289 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total 1289 # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size 1 # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket 9 # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples 1285 # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2 | 1285 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total 1285 # delay histogram for vnet_2
system.ruby.LD.latency_hist::bucket_size 32
system.ruby.LD.latency_hist::max_bucket 319
system.ruby.LD.latency_hist::samples 715
system.ruby.LD.latency_hist::mean 30.924476
system.ruby.LD.latency_hist::gmean 13.876278
system.ruby.LD.latency_hist::stdev 34.776798
system.ruby.LD.latency_hist | 320 44.76% 44.76% | 330 46.15% 90.91% | 50 6.99% 97.90% | 2 0.28% 98.18% | 3 0.42% 98.60% | 6 0.84% 99.44% | 1 0.14% 99.58% | 0 0.00% 99.58% | 2 0.28% 99.86% | 1 0.14% 100.00%
system.ruby.LD.latency_hist::total 715
system.ruby.LD.hit_latency_hist::bucket_size 1
system.ruby.LD.hit_latency_hist::max_bucket 9
system.ruby.LD.hit_latency_hist::samples 320
system.ruby.LD.hit_latency_hist::mean 3
system.ruby.LD.hit_latency_hist::gmean 3.000000
system.ruby.LD.hit_latency_hist | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 320 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.LD.hit_latency_hist::total 320
system.ruby.LD.miss_latency_hist::bucket_size 32
system.ruby.LD.miss_latency_hist::max_bucket 319
system.ruby.LD.miss_latency_hist::samples 395
system.ruby.LD.miss_latency_hist::mean 53.546835
system.ruby.LD.miss_latency_hist::gmean 47.987716
system.ruby.LD.miss_latency_hist::stdev 32.331244
system.ruby.LD.miss_latency_hist | 0 0.00% 0.00% | 330 83.54% 83.54% | 50 12.66% 96.20% | 2 0.51% 96.71% | 3 0.76% 97.47% | 6 1.52% 98.99% | 1 0.25% 99.24% | 0 0.00% 99.24% | 2 0.51% 99.75% | 1 0.25% 100.00%
system.ruby.LD.miss_latency_hist::total 395
system.ruby.ST.latency_hist::bucket_size 32
system.ruby.ST.latency_hist::max_bucket 319
system.ruby.ST.latency_hist::samples 673
system.ruby.ST.latency_hist::mean 17.843982
system.ruby.ST.latency_hist::gmean 6.493774
system.ruby.ST.latency_hist::stdev 27.592771
system.ruby.ST.latency_hist | 494 73.40% 73.40% | 145 21.55% 94.95% | 28 4.16% 99.11% | 1 0.15% 99.26% | 2 0.30% 99.55% | 3 0.45% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.ST.latency_hist::total 673
system.ruby.ST.hit_latency_hist::bucket_size 1
system.ruby.ST.hit_latency_hist::max_bucket 9
system.ruby.ST.hit_latency_hist::samples 494
system.ruby.ST.hit_latency_hist::mean 3
system.ruby.ST.hit_latency_hist::gmean 3.000000
system.ruby.ST.hit_latency_hist | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 494 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.ST.hit_latency_hist::total 494
system.ruby.ST.miss_latency_hist::bucket_size 32
system.ruby.ST.miss_latency_hist::max_bucket 319
system.ruby.ST.miss_latency_hist::samples 179
system.ruby.ST.miss_latency_hist::mean 58.810056
system.ruby.ST.miss_latency_hist::gmean 54.709109
system.ruby.ST.miss_latency_hist::stdev 23.983086
system.ruby.ST.miss_latency_hist | 0 0.00% 0.00% | 145 81.01% 81.01% | 28 15.64% 96.65% | 1 0.56% 97.21% | 2 1.12% 98.32% | 3 1.68% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.ST.miss_latency_hist::total 179
system.ruby.IFETCH.latency_hist::bucket_size 64
system.ruby.IFETCH.latency_hist::max_bucket 639
system.ruby.IFETCH.latency_hist::samples 5370
system.ruby.IFETCH.latency_hist::mean 10.262756
system.ruby.IFETCH.latency_hist::gmean 4.383388
system.ruby.IFETCH.latency_hist::stdev 22.342607
system.ruby.IFETCH.latency_hist | 5246 97.69% 97.69% | 101 1.88% 99.57% | 16 0.30% 99.87% | 1 0.02% 99.89% | 5 0.09% 99.98% | 1 0.02% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.IFETCH.latency_hist::total 5370
system.ruby.IFETCH.hit_latency_hist::bucket_size 1
system.ruby.IFETCH.hit_latency_hist::max_bucket 9
system.ruby.IFETCH.hit_latency_hist::samples 4655
system.ruby.IFETCH.hit_latency_hist::mean 3
system.ruby.IFETCH.hit_latency_hist::gmean 3.000000
system.ruby.IFETCH.hit_latency_hist | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 4655 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.IFETCH.hit_latency_hist::total 4655
system.ruby.IFETCH.miss_latency_hist::bucket_size 64
system.ruby.IFETCH.miss_latency_hist::max_bucket 639
system.ruby.IFETCH.miss_latency_hist::samples 715
system.ruby.IFETCH.miss_latency_hist::mean 57.546853
system.ruby.IFETCH.miss_latency_hist::gmean 51.762329
system.ruby.IFETCH.miss_latency_hist::stdev 34.218674
system.ruby.IFETCH.miss_latency_hist | 591 82.66% 82.66% | 101 14.13% 96.78% | 16 2.24% 99.02% | 1 0.14% 99.16% | 5 0.70% 99.86% | 1 0.14% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.IFETCH.miss_latency_hist::total 715
system.ruby.Directory.miss_mach_latency_hist::bucket_size 64
system.ruby.Directory.miss_mach_latency_hist::max_bucket 639
system.ruby.Directory.miss_mach_latency_hist::samples 1289
system.ruby.Directory.miss_mach_latency_hist::mean 56.496509
system.ruby.Directory.miss_mach_latency_hist::gmean 50.965481
system.ruby.Directory.miss_mach_latency_hist::stdev 32.440273
system.ruby.Directory.miss_mach_latency_hist | 1066 82.70% 82.70% | 182 14.12% 96.82% | 30 2.33% 99.15% | 2 0.16% 99.30% | 8 0.62% 99.92% | 1 0.08% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.Directory.miss_mach_latency_hist::total 1289
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::bucket_size 1
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::max_bucket 9
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::samples 1
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::stdev nan
system.ruby.Directory.miss_latency_hist.issue_to_initial_request | 1 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::total 1
system.ruby.Directory.miss_latency_hist.initial_to_forward::bucket_size 1
system.ruby.Directory.miss_latency_hist.initial_to_forward::max_bucket 9
system.ruby.Directory.miss_latency_hist.initial_to_forward::samples 1
system.ruby.Directory.miss_latency_hist.initial_to_forward::stdev nan
system.ruby.Directory.miss_latency_hist.initial_to_forward | 1 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.Directory.miss_latency_hist.initial_to_forward::total 1
system.ruby.Directory.miss_latency_hist.forward_to_first_response::bucket_size 1
system.ruby.Directory.miss_latency_hist.forward_to_first_response::max_bucket 9
system.ruby.Directory.miss_latency_hist.forward_to_first_response::samples 1
system.ruby.Directory.miss_latency_hist.forward_to_first_response::stdev nan
system.ruby.Directory.miss_latency_hist.forward_to_first_response | 1 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.Directory.miss_latency_hist.forward_to_first_response::total 1
system.ruby.Directory.miss_latency_hist.first_response_to_completion::bucket_size 8
system.ruby.Directory.miss_latency_hist.first_response_to_completion::max_bucket 79
system.ruby.Directory.miss_latency_hist.first_response_to_completion::samples 1
system.ruby.Directory.miss_latency_hist.first_response_to_completion::mean 75
system.ruby.Directory.miss_latency_hist.first_response_to_completion::gmean 75.000000
system.ruby.Directory.miss_latency_hist.first_response_to_completion::stdev nan
system.ruby.Directory.miss_latency_hist.first_response_to_completion | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 1 100.00% 100.00%
system.ruby.Directory.miss_latency_hist.first_response_to_completion::total 1
system.ruby.LD.Directory.miss_type_mach_latency_hist::bucket_size 32
system.ruby.LD.Directory.miss_type_mach_latency_hist::max_bucket 319
system.ruby.LD.Directory.miss_type_mach_latency_hist::samples 395
system.ruby.LD.Directory.miss_type_mach_latency_hist::mean 53.546835
system.ruby.LD.Directory.miss_type_mach_latency_hist::gmean 47.987716
system.ruby.LD.Directory.miss_type_mach_latency_hist::stdev 32.331244
system.ruby.LD.Directory.miss_type_mach_latency_hist | 0 0.00% 0.00% | 330 83.54% 83.54% | 50 12.66% 96.20% | 2 0.51% 96.71% | 3 0.76% 97.47% | 6 1.52% 98.99% | 1 0.25% 99.24% | 0 0.00% 99.24% | 2 0.51% 99.75% | 1 0.25% 100.00%
system.ruby.LD.Directory.miss_type_mach_latency_hist::total 395
system.ruby.ST.Directory.miss_type_mach_latency_hist::bucket_size 32
system.ruby.ST.Directory.miss_type_mach_latency_hist::max_bucket 319
system.ruby.ST.Directory.miss_type_mach_latency_hist::samples 179
system.ruby.ST.Directory.miss_type_mach_latency_hist::mean 58.810056
system.ruby.ST.Directory.miss_type_mach_latency_hist::gmean 54.709109
system.ruby.ST.Directory.miss_type_mach_latency_hist::stdev 23.983086
system.ruby.ST.Directory.miss_type_mach_latency_hist | 0 0.00% 0.00% | 145 81.01% 81.01% | 28 15.64% 96.65% | 1 0.56% 97.21% | 2 1.12% 98.32% | 3 1.68% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist::total 179
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::bucket_size 64
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::max_bucket 639
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::samples 715
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::mean 57.546853
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::gmean 51.762329
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::stdev 34.218674
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist | 591 82.66% 82.66% | 101 14.13% 96.78% | 16 2.24% 99.02% | 1 0.14% 99.16% | 5 0.70% 99.86% | 1 0.14% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::total 715
system.ruby.Directory_Controller.GETX 1289 0.00% 0.00%
system.ruby.Directory_Controller.PUTX 1285 0.00% 0.00%
system.ruby.Directory_Controller.Memory_Data 1289 0.00% 0.00%
system.ruby.Directory_Controller.Memory_Ack 1285 0.00% 0.00%
system.ruby.Directory_Controller.I.GETX 1289 0.00% 0.00%
system.ruby.Directory_Controller.M.PUTX 1285 0.00% 0.00%
system.ruby.Directory_Controller.IM.Memory_Data 1289 0.00% 0.00%
system.ruby.Directory_Controller.MI.Memory_Ack 1285 0.00% 0.00%
system.ruby.L1Cache_Controller.Load 715 0.00% 0.00%
system.ruby.L1Cache_Controller.Ifetch 5370 0.00% 0.00%
system.ruby.L1Cache_Controller.Store 673 0.00% 0.00%
system.ruby.L1Cache_Controller.Data 1289 0.00% 0.00%
system.ruby.L1Cache_Controller.Replacement 1285 0.00% 0.00%
system.ruby.L1Cache_Controller.Writeback_Ack 1285 0.00% 0.00%
system.ruby.L1Cache_Controller.I.Load 395 0.00% 0.00%
system.ruby.L1Cache_Controller.I.Ifetch 715 0.00% 0.00%
system.ruby.L1Cache_Controller.I.Store 179 0.00% 0.00%
system.ruby.L1Cache_Controller.M.Load 320 0.00% 0.00%
system.ruby.L1Cache_Controller.M.Ifetch 4655 0.00% 0.00%
system.ruby.L1Cache_Controller.M.Store 494 0.00% 0.00%
system.ruby.L1Cache_Controller.M.Replacement 1285 0.00% 0.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack 1285 0.00% 0.00%
system.ruby.L1Cache_Controller.IS.Data 1110 0.00% 0.00%
system.ruby.L1Cache_Controller.IM.Data 179 0.00% 0.00%
---------- End Simulation Statistics ----------
|