blob: f253ef45b7b7177315266b4a8cb7a26434e21baf (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.000012 # Number of seconds simulated
sim_ticks 12198000 # Number of ticks simulated
final_tick 12198000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 10821 # Simulator instruction rate (inst/s)
host_op_rate 19598 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 24369729 # Simulator tick rate (ticks/s)
host_mem_usage 271424 # Number of bytes of host memory used
host_seconds 0.50 # Real time elapsed on the host
sim_insts 5416 # Number of instructions simulated
sim_ops 9809 # Number of ops (including micro ops) simulated
system.physmem.bytes_read 28864 # Number of bytes read from this memory
system.physmem.bytes_inst_read 19328 # Number of instructions bytes read from this memory
system.physmem.bytes_written 0 # Number of bytes written to this memory
system.physmem.num_reads 451 # Number of read requests responded to by this memory
system.physmem.num_writes 0 # Number of write requests responded to by this memory
system.physmem.num_other 0 # Number of other requests responded to by this memory
system.physmem.bw_read 2366289556 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read 1584522053 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total 2366289556 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 11 # Number of system calls
system.cpu.numCycles 24397 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 3206 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 3206 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 560 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 2627 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 792 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 7375 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 15410 # Number of instructions fetch has processed
system.cpu.fetch.Branches 3206 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 792 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 4170 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 2487 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 3163 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 16 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 98 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 1951 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 281 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 16727 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 1.635918 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.075272 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 12659 75.68% 75.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 177 1.06% 76.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 166 0.99% 77.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 214 1.28% 79.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 171 1.02% 80.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 175 1.05% 81.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 250 1.49% 82.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 166 0.99% 83.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 2749 16.43% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 16727 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.131410 # Number of branch fetches per cycle
system.cpu.fetch.rate 0.631635 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 7836 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 3109 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 3749 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 128 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 1905 # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts 26025 # Number of instructions handled by decode
system.cpu.rename.SquashCycles 1905 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 8180 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 1960 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 442 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 3522 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 718 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 24463 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 3 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 50 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 591 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 1 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 35223 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 70482 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 70466 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 16 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 14707 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 20516 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 33 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 33 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 1918 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 2376 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 1791 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 11 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 4 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 21692 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 38 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 17854 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 82 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 11255 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 20549 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 25 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 16727 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.067376 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.893384 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 11276 67.41% 67.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 1383 8.27% 75.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 1035 6.19% 81.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 667 3.99% 85.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 692 4.14% 89.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 723 4.32% 94.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 673 4.02% 98.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 245 1.46% 99.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 33 0.20% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 16727 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 140 73.30% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 73.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 30 15.71% 89.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 21 10.99% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 4 0.02% 0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 14397 80.64% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 80.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 1982 11.10% 91.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 1471 8.24% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 17854 # Type of FU issued
system.cpu.iq.rate 0.731811 # Inst issue rate
system.cpu.iq.fu_busy_cnt 191 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.010698 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 52700 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 32991 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 16402 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 8 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 4 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 4 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 18037 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 4 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 151 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 1320 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 20 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 11 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 857 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 1905 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 1329 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 39 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 21730 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 24 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 2376 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 1791 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 34 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 10 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 11 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 59 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 631 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 690 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 16824 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 1844 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 1030 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 0 # number of nop insts executed
system.cpu.iew.exec_refs 3203 # number of memory reference insts executed
system.cpu.iew.exec_branches 1645 # Number of branches executed
system.cpu.iew.exec_stores 1359 # Number of stores executed
system.cpu.iew.exec_rate 0.689593 # Inst execution rate
system.cpu.iew.wb_sent 16593 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 16406 # cumulative count of insts written-back
system.cpu.iew.wb_producers 10679 # num instructions producing a value
system.cpu.iew.wb_consumers 24448 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 0.672460 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.436805 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 5416 # The number of committed instructions
system.cpu.commit.commitCommittedOps 9809 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 11920 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 13 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 571 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 14822 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 0.661787 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 1.507902 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 11181 75.44% 75.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 1365 9.21% 84.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 653 4.41% 89.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 730 4.93% 93.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 365 2.46% 96.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 129 0.87% 97.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 139 0.94% 98.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 71 0.48% 98.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 189 1.28% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 14822 # Number of insts commited each cycle
system.cpu.commit.committedInsts 5416 # Number of instructions committed
system.cpu.commit.committedOps 9809 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 1990 # Number of memory references committed
system.cpu.commit.loads 1056 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 1214 # Number of branches committed
system.cpu.commit.fp_insts 0 # Number of committed floating point instructions.
system.cpu.commit.int_insts 9714 # Number of committed integer instructions.
system.cpu.commit.function_calls 0 # Number of function calls committed.
system.cpu.commit.bw_lim_events 189 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 36362 # The number of ROB reads
system.cpu.rob.rob_writes 45397 # The number of ROB writes
system.cpu.timesIdled 150 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 7670 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 5416 # Number of Instructions Simulated
system.cpu.committedOps 9809 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 5416 # Number of Instructions Simulated
system.cpu.cpi 4.504616 # CPI: Cycles Per Instruction
system.cpu.cpi_total 4.504616 # CPI: Total CPI of All Threads
system.cpu.ipc 0.221995 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.221995 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 35454 # number of integer regfile reads
system.cpu.int_regfile_writes 22063 # number of integer regfile writes
system.cpu.fp_regfile_reads 4 # number of floating regfile reads
system.cpu.misc_regfile_reads 7402 # number of misc regfile reads
system.cpu.icache.replacements 0 # number of replacements
system.cpu.icache.tagsinuse 145.636183 # Cycle average of tags in use
system.cpu.icache.total_refs 1561 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 304 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 5.134868 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 145.636183 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.071111 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.071111 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 1561 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 1561 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 1561 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 1561 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 1561 # number of overall hits
system.cpu.icache.overall_hits::total 1561 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 390 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 390 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 390 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 390 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 390 # number of overall misses
system.cpu.icache.overall_misses::total 390 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 13866500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 13866500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 13866500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 13866500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 13866500 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 13866500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 1951 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 1951 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 1951 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 1951 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 1951 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 1951 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.199897 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.199897 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.199897 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 35555.128205 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 35555.128205 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 35555.128205 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 86 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 86 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 86 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 86 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 86 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 86 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 304 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 304 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 304 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 304 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 304 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 304 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 10687000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 10687000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 10687000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 10687000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 10687000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 10687000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.155818 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.155818 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.155818 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 35154.605263 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 35154.605263 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 35154.605263 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 0 # number of replacements
system.cpu.dcache.tagsinuse 84.751522 # Cycle average of tags in use
system.cpu.dcache.total_refs 2365 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 148 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 15.979730 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 84.751522 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.020691 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.020691 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 1507 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 1507 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 858 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 858 # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data 2365 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 2365 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 2365 # number of overall hits
system.cpu.dcache.overall_hits::total 2365 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 115 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 115 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 76 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 76 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data 191 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 191 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 191 # number of overall misses
system.cpu.dcache.overall_misses::total 191 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 4030500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 4030500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 2917500 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 2917500 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 6948000 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 6948000 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 6948000 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 6948000 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 1622 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 1622 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 934 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 934 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 2556 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 2556 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 2556 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 2556 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.070900 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.081370 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.074726 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.074726 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 35047.826087 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 38388.157895 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 36376.963351 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 36376.963351 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 42 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 42 # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 42 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 42 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 42 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 42 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 73 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 73 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 76 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 76 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 149 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 149 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 149 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 149 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2574000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 2574000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2689500 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 2689500 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 5263500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 5263500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 5263500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 5263500 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.045006 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.081370 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.058294 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.058294 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 35260.273973 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35388.157895 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 35325.503356 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 35325.503356 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 0 # number of replacements
system.cpu.l2cache.tagsinuse 179.622577 # Cycle average of tags in use
system.cpu.l2cache.total_refs 2 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 374 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 0.005348 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::cpu.inst 145.234150 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 34.388427 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::cpu.inst 0.004432 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.001049 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.005482 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 2 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 2 # number of ReadReq hits
system.cpu.l2cache.demand_hits::cpu.inst 2 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 2 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 2 # number of overall hits
system.cpu.l2cache.overall_hits::total 2 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 302 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 73 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 375 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 76 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 76 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 302 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 149 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 451 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 302 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 149 # number of overall misses
system.cpu.l2cache.overall_misses::total 451 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 10368000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2486500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 12854500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2603000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 2603000 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 10368000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 5089500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 15457500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 10368000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 5089500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 15457500 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 304 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 73 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 377 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 76 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 76 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 304 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 149 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 453 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 304 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 149 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 453 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.993421 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.993421 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.993421 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34331.125828 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34061.643836 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34250 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34331.125828 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34157.718121 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34331.125828 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34157.718121 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 302 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 73 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 375 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 76 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 76 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 302 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 149 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 451 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 302 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 149 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 451 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 9394000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2263500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 11657500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2369500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2369500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 9394000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 4633000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 14027000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 9394000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 4633000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 14027000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.993421 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.993421 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.993421 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31105.960265 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31006.849315 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31177.631579 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31105.960265 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31093.959732 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31105.960265 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31093.959732 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|