summaryrefslogtreecommitdiff
path: root/tests/quick/se/02.insttest/ref/riscv/linux-rv64a/simple-timing/simout
blob: baa378d02ced14b68659b67a7337df81c53ce0cc (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Redirecting stdout to build/RISCV/tests/opt/quick/se/02.insttest/riscv/linux-rv64a/simple-timing/simout
Redirecting stderr to build/RISCV/tests/opt/quick/se/02.insttest/riscv/linux-rv64a/simple-timing/simerr
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 compiled Nov 30 2016 14:33:35
gem5 started Nov 30 2016 16:18:30
gem5 executing on zizzer, pid 34063
command line: /z/powerjg/gem5-upstream/build/RISCV/gem5.opt -d build/RISCV/tests/opt/quick/se/02.insttest/riscv/linux-rv64a/simple-timing -re /z/powerjg/gem5-upstream/tests/testing/../run.py quick/se/02.insttest/riscv/linux-rv64a/simple-timing

Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0.  Starting simulation...
info: Increasing stack size by one page.
lr.w/sc.w: FAIL (expected (-1, 0); found (-1, 1))
Exiting @ tick 138549500 because target called exit()