blob: 80f4c7ad222fab18c339a3c69c684cc18d06c954 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.000729 # Number of seconds simulated
sim_ticks 728599000 # Number of ticks simulated
final_tick 728599000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 1327611 # Simulator instruction rate (inst/s)
host_op_rate 1327594 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 483660925 # Simulator tick rate (ticks/s)
host_mem_usage 267288 # Number of bytes of host memory used
host_seconds 1.51 # Real time elapsed on the host
sim_insts 1999897 # Number of instructions simulated
sim_ops 1999897 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu0.inst 25792 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data 29056 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst 25792 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data 29056 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst 25792 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data 29056 # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst 25792 # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data 29056 # Number of bytes read from this memory
system.physmem.bytes_read::total 219392 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst 25792 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst 25792 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst 25792 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst 25792 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 103168 # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst 403 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data 454 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst 403 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data 454 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst 403 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data 454 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst 403 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data 454 # Number of read requests responded to by this memory
system.physmem.num_reads::total 3428 # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst 35399445 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data 39879275 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst 35399445 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data 39879275 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst 35399445 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data 39879275 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst 35399445 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data 39879275 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 301114879 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst 35399445 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst 35399445 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst 35399445 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst 35399445 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 141597779 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst 35399445 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data 39879275 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst 35399445 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data 39879275 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst 35399445 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data 39879275 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst 35399445 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data 39879275 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 301114879 # Total bandwidth to/from this memory (bytes/s)
system.cpu0.dtb.fetch_hits 0 # ITB hits
system.cpu0.dtb.fetch_misses 0 # ITB misses
system.cpu0.dtb.fetch_acv 0 # ITB acv
system.cpu0.dtb.fetch_accesses 0 # ITB accesses
system.cpu0.dtb.read_hits 124435 # DTB read hits
system.cpu0.dtb.read_misses 8 # DTB read misses
system.cpu0.dtb.read_acv 0 # DTB read access violations
system.cpu0.dtb.read_accesses 124443 # DTB read accesses
system.cpu0.dtb.write_hits 56340 # DTB write hits
system.cpu0.dtb.write_misses 10 # DTB write misses
system.cpu0.dtb.write_acv 0 # DTB write access violations
system.cpu0.dtb.write_accesses 56350 # DTB write accesses
system.cpu0.dtb.data_hits 180775 # DTB hits
system.cpu0.dtb.data_misses 18 # DTB misses
system.cpu0.dtb.data_acv 0 # DTB access violations
system.cpu0.dtb.data_accesses 180793 # DTB accesses
system.cpu0.itb.fetch_hits 500020 # ITB hits
system.cpu0.itb.fetch_misses 13 # ITB misses
system.cpu0.itb.fetch_acv 0 # ITB acv
system.cpu0.itb.fetch_accesses 500033 # ITB accesses
system.cpu0.itb.read_hits 0 # DTB read hits
system.cpu0.itb.read_misses 0 # DTB read misses
system.cpu0.itb.read_acv 0 # DTB read access violations
system.cpu0.itb.read_accesses 0 # DTB read accesses
system.cpu0.itb.write_hits 0 # DTB write hits
system.cpu0.itb.write_misses 0 # DTB write misses
system.cpu0.itb.write_acv 0 # DTB write access violations
system.cpu0.itb.write_accesses 0 # DTB write accesses
system.cpu0.itb.data_hits 0 # DTB hits
system.cpu0.itb.data_misses 0 # DTB misses
system.cpu0.itb.data_acv 0 # DTB access violations
system.cpu0.itb.data_accesses 0 # DTB accesses
system.cpu0.workload.num_syscalls 18 # Number of system calls
system.cpu0.numCycles 1457198 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.committedInsts 500001 # Number of instructions committed
system.cpu0.committedOps 500001 # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses 474689 # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses 32 # Number of float alu accesses
system.cpu0.num_func_calls 14357 # number of times a function call or return occured
system.cpu0.num_conditional_control_insts 38180 # number of instructions that are conditional controls
system.cpu0.num_int_insts 474689 # number of integer instructions
system.cpu0.num_fp_insts 32 # number of float instructions
system.cpu0.num_int_register_reads 654286 # number of times the integer registers were read
system.cpu0.num_int_register_writes 371542 # number of times the integer registers were written
system.cpu0.num_fp_register_reads 32 # number of times the floating registers were read
system.cpu0.num_fp_register_writes 16 # number of times the floating registers were written
system.cpu0.num_mem_refs 180793 # number of memory refs
system.cpu0.num_load_insts 124443 # Number of load instructions
system.cpu0.num_store_insts 56350 # Number of store instructions
system.cpu0.num_idle_cycles 0 # Number of idle cycles
system.cpu0.num_busy_cycles 1457198 # Number of busy cycles
system.cpu0.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu0.idle_fraction 0 # Percentage of idle cycles
system.cpu0.icache.replacements 152 # number of replacements
system.cpu0.icache.tagsinuse 216.402080 # Cycle average of tags in use
system.cpu0.icache.total_refs 499557 # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs 463 # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs 1078.956803 # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::cpu0.inst 216.402080 # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::cpu0.inst 0.422660 # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total 0.422660 # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::cpu0.inst 499557 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 499557 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 499557 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 499557 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 499557 # number of overall hits
system.cpu0.icache.overall_hits::total 499557 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 463 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 463 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 463 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 463 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 463 # number of overall misses
system.cpu0.icache.overall_misses::total 463 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 23115500 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 23115500 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst 23115500 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 23115500 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst 23115500 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 23115500 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 500020 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 500020 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 500020 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 500020 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 500020 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 500020 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.000926 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total 0.000926 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.000926 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total 0.000926 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.000926 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total 0.000926 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 49925.485961 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 49925.485961 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 49925.485961 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 49925.485961 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 49925.485961 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 49925.485961 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.cache_copies 0 # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 463 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 463 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst 463 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 463 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst 463 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 463 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 22189500 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 22189500 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 22189500 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 22189500 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 22189500 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 22189500 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.000926 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.000926 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.000926 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total 0.000926 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.000926 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total 0.000926 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 47925.485961 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 47925.485961 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 47925.485961 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 47925.485961 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 47925.485961 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 47925.485961 # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.dcache.replacements 61 # number of replacements
system.cpu0.dcache.tagsinuse 273.541050 # Cycle average of tags in use
system.cpu0.dcache.total_refs 180312 # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs 463 # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs 389.442765 # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::cpu0.data 273.541050 # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::cpu0.data 0.534260 # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total 0.534260 # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::cpu0.data 124111 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 124111 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 56201 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 56201 # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data 180312 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 180312 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 180312 # number of overall hits
system.cpu0.dcache.overall_hits::total 180312 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 324 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 324 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 139 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 139 # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data 463 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 463 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 463 # number of overall misses
system.cpu0.dcache.overall_misses::total 463 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 17473000 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 17473000 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 7671500 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 7671500 # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 25144500 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 25144500 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 25144500 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 25144500 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 124435 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 124435 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 56340 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 56340 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 180775 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 180775 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 180775 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 180775 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.002604 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total 0.002604 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.002467 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total 0.002467 # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.002561 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total 0.002561 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.002561 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total 0.002561 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 53929.012346 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53929.012346 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 55190.647482 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 55190.647482 # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 54307.775378 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54307.775378 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 54307.775378 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54307.775378 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks 29 # number of writebacks
system.cpu0.dcache.writebacks::total 29 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 324 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 324 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 139 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 139 # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data 463 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 463 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data 463 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 463 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 16825000 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 16825000 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 7393500 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 7393500 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 24218500 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 24218500 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 24218500 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 24218500 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.002604 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.002604 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.002467 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.002467 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.002561 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total 0.002561 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.002561 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total 0.002561 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 51929.012346 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 51929.012346 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 53190.647482 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 53190.647482 # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 52307.775378 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52307.775378 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 52307.775378 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52307.775378 # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits 0 # ITB hits
system.cpu1.dtb.fetch_misses 0 # ITB misses
system.cpu1.dtb.fetch_acv 0 # ITB acv
system.cpu1.dtb.fetch_accesses 0 # ITB accesses
system.cpu1.dtb.read_hits 124427 # DTB read hits
system.cpu1.dtb.read_misses 8 # DTB read misses
system.cpu1.dtb.read_acv 0 # DTB read access violations
system.cpu1.dtb.read_accesses 124435 # DTB read accesses
system.cpu1.dtb.write_hits 56339 # DTB write hits
system.cpu1.dtb.write_misses 10 # DTB write misses
system.cpu1.dtb.write_acv 0 # DTB write access violations
system.cpu1.dtb.write_accesses 56349 # DTB write accesses
system.cpu1.dtb.data_hits 180766 # DTB hits
system.cpu1.dtb.data_misses 18 # DTB misses
system.cpu1.dtb.data_acv 0 # DTB access violations
system.cpu1.dtb.data_accesses 180784 # DTB accesses
system.cpu1.itb.fetch_hits 499991 # ITB hits
system.cpu1.itb.fetch_misses 13 # ITB misses
system.cpu1.itb.fetch_acv 0 # ITB acv
system.cpu1.itb.fetch_accesses 500004 # ITB accesses
system.cpu1.itb.read_hits 0 # DTB read hits
system.cpu1.itb.read_misses 0 # DTB read misses
system.cpu1.itb.read_acv 0 # DTB read access violations
system.cpu1.itb.read_accesses 0 # DTB read accesses
system.cpu1.itb.write_hits 0 # DTB write hits
system.cpu1.itb.write_misses 0 # DTB write misses
system.cpu1.itb.write_acv 0 # DTB write access violations
system.cpu1.itb.write_accesses 0 # DTB write accesses
system.cpu1.itb.data_hits 0 # DTB hits
system.cpu1.itb.data_misses 0 # DTB misses
system.cpu1.itb.data_acv 0 # DTB access violations
system.cpu1.itb.data_accesses 0 # DTB accesses
system.cpu1.workload.num_syscalls 18 # Number of system calls
system.cpu1.numCycles 1457198 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.committedInsts 499972 # Number of instructions committed
system.cpu1.committedOps 499972 # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses 474661 # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses 32 # Number of float alu accesses
system.cpu1.num_func_calls 14357 # number of times a function call or return occured
system.cpu1.num_conditional_control_insts 38176 # number of instructions that are conditional controls
system.cpu1.num_int_insts 474661 # number of integer instructions
system.cpu1.num_fp_insts 32 # number of float instructions
system.cpu1.num_int_register_reads 654248 # number of times the integer registers were read
system.cpu1.num_int_register_writes 371519 # number of times the integer registers were written
system.cpu1.num_fp_register_reads 32 # number of times the floating registers were read
system.cpu1.num_fp_register_writes 16 # number of times the floating registers were written
system.cpu1.num_mem_refs 180784 # number of memory refs
system.cpu1.num_load_insts 124435 # Number of load instructions
system.cpu1.num_store_insts 56349 # Number of store instructions
system.cpu1.num_idle_cycles 0 # Number of idle cycles
system.cpu1.num_busy_cycles 1457198 # Number of busy cycles
system.cpu1.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu1.idle_fraction 0 # Percentage of idle cycles
system.cpu1.icache.replacements 152 # number of replacements
system.cpu1.icache.tagsinuse 216.396228 # Cycle average of tags in use
system.cpu1.icache.total_refs 499528 # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs 463 # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs 1078.894168 # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::cpu1.inst 216.396228 # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::cpu1.inst 0.422649 # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total 0.422649 # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::cpu1.inst 499528 # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total 499528 # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst 499528 # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total 499528 # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst 499528 # number of overall hits
system.cpu1.icache.overall_hits::total 499528 # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst 463 # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total 463 # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst 463 # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total 463 # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst 463 # number of overall misses
system.cpu1.icache.overall_misses::total 463 # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 23148500 # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 23148500 # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst 23148500 # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 23148500 # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst 23148500 # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 23148500 # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst 499991 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total 499991 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst 499991 # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total 499991 # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst 499991 # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total 499991 # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.000926 # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total 0.000926 # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst 0.000926 # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total 0.000926 # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst 0.000926 # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total 0.000926 # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 49996.760259 # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49996.760259 # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 49996.760259 # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49996.760259 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 49996.760259 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49996.760259 # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu1.icache.fast_writes 0 # number of fast writes performed
system.cpu1.icache.cache_copies 0 # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 463 # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total 463 # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst 463 # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total 463 # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst 463 # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total 463 # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 22222500 # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 22222500 # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 22222500 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 22222500 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 22222500 # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 22222500 # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.000926 # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.000926 # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.000926 # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total 0.000926 # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.000926 # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total 0.000926 # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 47996.760259 # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47996.760259 # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 47996.760259 # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47996.760259 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 47996.760259 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47996.760259 # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dcache.replacements 61 # number of replacements
system.cpu1.dcache.tagsinuse 273.532406 # Cycle average of tags in use
system.cpu1.dcache.total_refs 180303 # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs 463 # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs 389.423326 # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::cpu1.data 273.532406 # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::cpu1.data 0.534243 # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total 0.534243 # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::cpu1.data 124103 # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total 124103 # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data 56200 # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total 56200 # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data 180303 # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total 180303 # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data 180303 # number of overall hits
system.cpu1.dcache.overall_hits::total 180303 # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data 324 # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total 324 # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data 139 # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total 139 # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data 463 # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total 463 # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data 463 # number of overall misses
system.cpu1.dcache.overall_misses::total 463 # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 17471500 # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 17471500 # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 7678000 # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 7678000 # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data 25149500 # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 25149500 # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data 25149500 # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 25149500 # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data 124427 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total 124427 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data 56339 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total 56339 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data 180766 # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total 180766 # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data 180766 # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total 180766 # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.002604 # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total 0.002604 # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.002467 # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total 0.002467 # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data 0.002561 # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total 0.002561 # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data 0.002561 # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total 0.002561 # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 53924.382716 # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 53924.382716 # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 55237.410072 # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55237.410072 # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 54318.574514 # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 54318.574514 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 54318.574514 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 54318.574514 # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes 0 # number of fast writes performed
system.cpu1.dcache.cache_copies 0 # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks 29 # number of writebacks
system.cpu1.dcache.writebacks::total 29 # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 324 # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total 324 # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 139 # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total 139 # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data 463 # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total 463 # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data 463 # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total 463 # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 16823500 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 16823500 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 7400000 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 7400000 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 24223500 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 24223500 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 24223500 # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 24223500 # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.002604 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.002604 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.002467 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.002467 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.002561 # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total 0.002561 # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.002561 # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total 0.002561 # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 51924.382716 # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 51924.382716 # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 53237.410072 # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 53237.410072 # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 52318.574514 # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 52318.574514 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 52318.574514 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 52318.574514 # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits 0 # ITB hits
system.cpu2.dtb.fetch_misses 0 # ITB misses
system.cpu2.dtb.fetch_acv 0 # ITB acv
system.cpu2.dtb.fetch_accesses 0 # ITB accesses
system.cpu2.dtb.read_hits 124424 # DTB read hits
system.cpu2.dtb.read_misses 8 # DTB read misses
system.cpu2.dtb.read_acv 0 # DTB read access violations
system.cpu2.dtb.read_accesses 124432 # DTB read accesses
system.cpu2.dtb.write_hits 56339 # DTB write hits
system.cpu2.dtb.write_misses 10 # DTB write misses
system.cpu2.dtb.write_acv 0 # DTB write access violations
system.cpu2.dtb.write_accesses 56349 # DTB write accesses
system.cpu2.dtb.data_hits 180763 # DTB hits
system.cpu2.dtb.data_misses 18 # DTB misses
system.cpu2.dtb.data_acv 0 # DTB access violations
system.cpu2.dtb.data_accesses 180781 # DTB accesses
system.cpu2.itb.fetch_hits 499984 # ITB hits
system.cpu2.itb.fetch_misses 13 # ITB misses
system.cpu2.itb.fetch_acv 0 # ITB acv
system.cpu2.itb.fetch_accesses 499997 # ITB accesses
system.cpu2.itb.read_hits 0 # DTB read hits
system.cpu2.itb.read_misses 0 # DTB read misses
system.cpu2.itb.read_acv 0 # DTB read access violations
system.cpu2.itb.read_accesses 0 # DTB read accesses
system.cpu2.itb.write_hits 0 # DTB write hits
system.cpu2.itb.write_misses 0 # DTB write misses
system.cpu2.itb.write_acv 0 # DTB write access violations
system.cpu2.itb.write_accesses 0 # DTB write accesses
system.cpu2.itb.data_hits 0 # DTB hits
system.cpu2.itb.data_misses 0 # DTB misses
system.cpu2.itb.data_acv 0 # DTB access violations
system.cpu2.itb.data_accesses 0 # DTB accesses
system.cpu2.workload.num_syscalls 18 # Number of system calls
system.cpu2.numCycles 1457198 # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu2.committedInsts 499965 # Number of instructions committed
system.cpu2.committedOps 499965 # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses 474654 # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses 32 # Number of float alu accesses
system.cpu2.num_func_calls 14357 # number of times a function call or return occured
system.cpu2.num_conditional_control_insts 38175 # number of instructions that are conditional controls
system.cpu2.num_int_insts 474654 # number of integer instructions
system.cpu2.num_fp_insts 32 # number of float instructions
system.cpu2.num_int_register_reads 654241 # number of times the integer registers were read
system.cpu2.num_int_register_writes 371514 # number of times the integer registers were written
system.cpu2.num_fp_register_reads 32 # number of times the floating registers were read
system.cpu2.num_fp_register_writes 16 # number of times the floating registers were written
system.cpu2.num_mem_refs 180780 # number of memory refs
system.cpu2.num_load_insts 124432 # Number of load instructions
system.cpu2.num_store_insts 56348 # Number of store instructions
system.cpu2.num_idle_cycles 0 # Number of idle cycles
system.cpu2.num_busy_cycles 1457198 # Number of busy cycles
system.cpu2.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu2.idle_fraction 0 # Percentage of idle cycles
system.cpu2.icache.replacements 152 # number of replacements
system.cpu2.icache.tagsinuse 216.391431 # Cycle average of tags in use
system.cpu2.icache.total_refs 499521 # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs 463 # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs 1078.879050 # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::cpu2.inst 216.391431 # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::cpu2.inst 0.422640 # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total 0.422640 # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::cpu2.inst 499521 # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total 499521 # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst 499521 # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total 499521 # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst 499521 # number of overall hits
system.cpu2.icache.overall_hits::total 499521 # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst 463 # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total 463 # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst 463 # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total 463 # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst 463 # number of overall misses
system.cpu2.icache.overall_misses::total 463 # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst 23151000 # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total 23151000 # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst 23151000 # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total 23151000 # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst 23151000 # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total 23151000 # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst 499984 # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total 499984 # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst 499984 # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total 499984 # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst 499984 # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total 499984 # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst 0.000926 # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total 0.000926 # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst 0.000926 # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total 0.000926 # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst 0.000926 # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total 0.000926 # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 50002.159827 # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50002.159827 # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 50002.159827 # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50002.159827 # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 50002.159827 # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50002.159827 # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu2.icache.fast_writes 0 # number of fast writes performed
system.cpu2.icache.cache_copies 0 # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst 463 # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total 463 # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst 463 # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total 463 # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst 463 # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total 463 # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst 22225000 # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total 22225000 # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst 22225000 # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total 22225000 # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst 22225000 # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total 22225000 # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.000926 # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total 0.000926 # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst 0.000926 # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total 0.000926 # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst 0.000926 # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total 0.000926 # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 48002.159827 # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48002.159827 # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 48002.159827 # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48002.159827 # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 48002.159827 # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48002.159827 # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu2.dcache.replacements 61 # number of replacements
system.cpu2.dcache.tagsinuse 273.525060 # Cycle average of tags in use
system.cpu2.dcache.total_refs 180300 # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs 463 # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs 389.416847 # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::cpu2.data 273.525060 # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::cpu2.data 0.534229 # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total 0.534229 # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::cpu2.data 124100 # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total 124100 # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data 56200 # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total 56200 # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data 180300 # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total 180300 # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data 180300 # number of overall hits
system.cpu2.dcache.overall_hits::total 180300 # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data 324 # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total 324 # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data 139 # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total 139 # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data 463 # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total 463 # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data 463 # number of overall misses
system.cpu2.dcache.overall_misses::total 463 # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data 17480500 # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 17480500 # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data 7676500 # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 7676500 # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data 25157000 # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 25157000 # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data 25157000 # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 25157000 # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data 124424 # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total 124424 # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data 56339 # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total 56339 # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data 180763 # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total 180763 # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data 180763 # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total 180763 # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data 0.002604 # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total 0.002604 # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data 0.002467 # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total 0.002467 # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data 0.002561 # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total 0.002561 # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data 0.002561 # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total 0.002561 # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 53952.160494 # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53952.160494 # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 55226.618705 # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 55226.618705 # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 54334.773218 # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 54334.773218 # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 54334.773218 # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 54334.773218 # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes 0 # number of fast writes performed
system.cpu2.dcache.cache_copies 0 # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks 29 # number of writebacks
system.cpu2.dcache.writebacks::total 29 # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data 324 # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total 324 # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data 139 # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total 139 # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data 463 # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total 463 # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data 463 # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total 463 # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data 16832500 # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 16832500 # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data 7398500 # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 7398500 # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data 24231000 # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 24231000 # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data 24231000 # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 24231000 # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.002604 # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total 0.002604 # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.002467 # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total 0.002467 # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data 0.002561 # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total 0.002561 # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data 0.002561 # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total 0.002561 # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 51952.160494 # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 51952.160494 # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 53226.618705 # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 53226.618705 # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 52334.773218 # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 52334.773218 # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 52334.773218 # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 52334.773218 # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits 0 # ITB hits
system.cpu3.dtb.fetch_misses 0 # ITB misses
system.cpu3.dtb.fetch_acv 0 # ITB acv
system.cpu3.dtb.fetch_accesses 0 # ITB accesses
system.cpu3.dtb.read_hits 124423 # DTB read hits
system.cpu3.dtb.read_misses 8 # DTB read misses
system.cpu3.dtb.read_acv 0 # DTB read access violations
system.cpu3.dtb.read_accesses 124431 # DTB read accesses
system.cpu3.dtb.write_hits 56336 # DTB write hits
system.cpu3.dtb.write_misses 10 # DTB write misses
system.cpu3.dtb.write_acv 0 # DTB write access violations
system.cpu3.dtb.write_accesses 56346 # DTB write accesses
system.cpu3.dtb.data_hits 180759 # DTB hits
system.cpu3.dtb.data_misses 18 # DTB misses
system.cpu3.dtb.data_acv 0 # DTB access violations
system.cpu3.dtb.data_accesses 180777 # DTB accesses
system.cpu3.itb.fetch_hits 499978 # ITB hits
system.cpu3.itb.fetch_misses 13 # ITB misses
system.cpu3.itb.fetch_acv 0 # ITB acv
system.cpu3.itb.fetch_accesses 499991 # ITB accesses
system.cpu3.itb.read_hits 0 # DTB read hits
system.cpu3.itb.read_misses 0 # DTB read misses
system.cpu3.itb.read_acv 0 # DTB read access violations
system.cpu3.itb.read_accesses 0 # DTB read accesses
system.cpu3.itb.write_hits 0 # DTB write hits
system.cpu3.itb.write_misses 0 # DTB write misses
system.cpu3.itb.write_acv 0 # DTB write access violations
system.cpu3.itb.write_accesses 0 # DTB write accesses
system.cpu3.itb.data_hits 0 # DTB hits
system.cpu3.itb.data_misses 0 # DTB misses
system.cpu3.itb.data_acv 0 # DTB access violations
system.cpu3.itb.data_accesses 0 # DTB accesses
system.cpu3.workload.num_syscalls 18 # Number of system calls
system.cpu3.numCycles 1457198 # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu3.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu3.committedInsts 499959 # Number of instructions committed
system.cpu3.committedOps 499959 # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses 474648 # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses 32 # Number of float alu accesses
system.cpu3.num_func_calls 14357 # number of times a function call or return occured
system.cpu3.num_conditional_control_insts 38175 # number of instructions that are conditional controls
system.cpu3.num_int_insts 474648 # number of integer instructions
system.cpu3.num_fp_insts 32 # number of float instructions
system.cpu3.num_int_register_reads 654231 # number of times the integer registers were read
system.cpu3.num_int_register_writes 371510 # number of times the integer registers were written
system.cpu3.num_fp_register_reads 32 # number of times the floating registers were read
system.cpu3.num_fp_register_writes 16 # number of times the floating registers were written
system.cpu3.num_mem_refs 180777 # number of memory refs
system.cpu3.num_load_insts 124431 # Number of load instructions
system.cpu3.num_store_insts 56346 # Number of store instructions
system.cpu3.num_idle_cycles 0 # Number of idle cycles
system.cpu3.num_busy_cycles 1457198 # Number of busy cycles
system.cpu3.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu3.idle_fraction 0 # Percentage of idle cycles
system.cpu3.icache.replacements 152 # number of replacements
system.cpu3.icache.tagsinuse 216.387275 # Cycle average of tags in use
system.cpu3.icache.total_refs 499515 # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs 463 # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs 1078.866091 # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::cpu3.inst 216.387275 # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::cpu3.inst 0.422631 # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total 0.422631 # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::cpu3.inst 499515 # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total 499515 # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst 499515 # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total 499515 # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst 499515 # number of overall hits
system.cpu3.icache.overall_hits::total 499515 # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst 463 # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total 463 # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst 463 # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total 463 # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst 463 # number of overall misses
system.cpu3.icache.overall_misses::total 463 # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst 23158000 # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 23158000 # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst 23158000 # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 23158000 # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst 23158000 # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 23158000 # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst 499978 # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total 499978 # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst 499978 # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total 499978 # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst 499978 # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total 499978 # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst 0.000926 # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total 0.000926 # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst 0.000926 # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total 0.000926 # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst 0.000926 # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total 0.000926 # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 50017.278618 # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 50017.278618 # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 50017.278618 # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 50017.278618 # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 50017.278618 # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 50017.278618 # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu3.icache.fast_writes 0 # number of fast writes performed
system.cpu3.icache.cache_copies 0 # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst 463 # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total 463 # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst 463 # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total 463 # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst 463 # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total 463 # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst 22232000 # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 22232000 # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst 22232000 # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 22232000 # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst 22232000 # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 22232000 # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst 0.000926 # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total 0.000926 # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst 0.000926 # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total 0.000926 # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst 0.000926 # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total 0.000926 # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 48017.278618 # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 48017.278618 # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 48017.278618 # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 48017.278618 # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 48017.278618 # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 48017.278618 # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu3.dcache.replacements 61 # number of replacements
system.cpu3.dcache.tagsinuse 273.518608 # Cycle average of tags in use
system.cpu3.dcache.total_refs 180296 # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs 463 # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs 389.408207 # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::cpu3.data 273.518608 # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::cpu3.data 0.534216 # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total 0.534216 # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::cpu3.data 124099 # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total 124099 # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data 56197 # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total 56197 # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data 180296 # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total 180296 # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data 180296 # number of overall hits
system.cpu3.dcache.overall_hits::total 180296 # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data 324 # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total 324 # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data 139 # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total 139 # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data 463 # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total 463 # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data 463 # number of overall misses
system.cpu3.dcache.overall_misses::total 463 # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data 17480000 # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 17480000 # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data 7680000 # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 7680000 # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data 25160000 # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 25160000 # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data 25160000 # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 25160000 # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data 124423 # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total 124423 # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data 56336 # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total 56336 # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data 180759 # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total 180759 # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data 180759 # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total 180759 # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data 0.002604 # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total 0.002604 # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data 0.002467 # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total 0.002467 # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data 0.002561 # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total 0.002561 # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data 0.002561 # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total 0.002561 # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 53950.617284 # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 53950.617284 # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 55251.798561 # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 55251.798561 # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 54341.252700 # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 54341.252700 # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 54341.252700 # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 54341.252700 # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes 0 # number of fast writes performed
system.cpu3.dcache.cache_copies 0 # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks 29 # number of writebacks
system.cpu3.dcache.writebacks::total 29 # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data 324 # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total 324 # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data 139 # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total 139 # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data 463 # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total 463 # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data 463 # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total 463 # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data 16832000 # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 16832000 # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data 7402000 # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 7402000 # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data 24234000 # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 24234000 # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data 24234000 # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 24234000 # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data 0.002604 # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total 0.002604 # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data 0.002467 # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total 0.002467 # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data 0.002561 # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total 0.002561 # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data 0.002561 # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total 0.002561 # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 51950.617284 # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 51950.617284 # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 53251.798561 # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 53251.798561 # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 52341.252700 # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 52341.252700 # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 52341.252700 # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 52341.252700 # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.l2c.replacements 0 # number of replacements
system.l2c.tagsinuse 1943.413172 # Cycle average of tags in use
system.l2c.total_refs 332 # Total number of references to valid blocks.
system.l2c.sampled_refs 2932 # Sample count of references to valid blocks.
system.l2c.avg_refs 0.113233 # Average number of references to valid blocks.
system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.l2c.occ_blocks::writebacks 17.229148 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.inst 265.044597 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.data 216.521054 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.inst 265.036666 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.data 216.514723 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu2.inst 265.030239 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu2.data 216.508669 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu3.inst 265.024752 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu3.data 216.503324 # Average occupied blocks per requestor
system.l2c.occ_percent::writebacks 0.000263 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.inst 0.004044 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.data 0.003304 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.inst 0.004044 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.data 0.003304 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu2.inst 0.004044 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu2.data 0.003304 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu3.inst 0.004044 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu3.data 0.003304 # Average percentage of cache occupancy
system.l2c.occ_percent::total 0.029654 # Average percentage of cache occupancy
system.l2c.ReadReq_hits::cpu0.inst 60 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.data 9 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.inst 60 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.data 9 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.inst 60 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.data 9 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu3.inst 60 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu3.data 9 # number of ReadReq hits
system.l2c.ReadReq_hits::total 276 # number of ReadReq hits
system.l2c.Writeback_hits::writebacks 116 # number of Writeback hits
system.l2c.Writeback_hits::total 116 # number of Writeback hits
system.l2c.demand_hits::cpu0.inst 60 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 9 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 60 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 9 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.inst 60 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.data 9 # number of demand (read+write) hits
system.l2c.demand_hits::cpu3.inst 60 # number of demand (read+write) hits
system.l2c.demand_hits::cpu3.data 9 # number of demand (read+write) hits
system.l2c.demand_hits::total 276 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.inst 60 # number of overall hits
system.l2c.overall_hits::cpu0.data 9 # number of overall hits
system.l2c.overall_hits::cpu1.inst 60 # number of overall hits
system.l2c.overall_hits::cpu1.data 9 # number of overall hits
system.l2c.overall_hits::cpu2.inst 60 # number of overall hits
system.l2c.overall_hits::cpu2.data 9 # number of overall hits
system.l2c.overall_hits::cpu3.inst 60 # number of overall hits
system.l2c.overall_hits::cpu3.data 9 # number of overall hits
system.l2c.overall_hits::total 276 # number of overall hits
system.l2c.ReadReq_misses::cpu0.inst 403 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.data 315 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.inst 403 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.data 315 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.inst 403 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.data 315 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu3.inst 403 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu3.data 315 # number of ReadReq misses
system.l2c.ReadReq_misses::total 2872 # number of ReadReq misses
system.l2c.ReadExReq_misses::cpu0.data 139 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 139 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu2.data 139 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu3.data 139 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 556 # number of ReadExReq misses
system.l2c.demand_misses::cpu0.inst 403 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 454 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 403 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 454 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.inst 403 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.data 454 # number of demand (read+write) misses
system.l2c.demand_misses::cpu3.inst 403 # number of demand (read+write) misses
system.l2c.demand_misses::cpu3.data 454 # number of demand (read+write) misses
system.l2c.demand_misses::total 3428 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.inst 403 # number of overall misses
system.l2c.overall_misses::cpu0.data 454 # number of overall misses
system.l2c.overall_misses::cpu1.inst 403 # number of overall misses
system.l2c.overall_misses::cpu1.data 454 # number of overall misses
system.l2c.overall_misses::cpu2.inst 403 # number of overall misses
system.l2c.overall_misses::cpu2.data 454 # number of overall misses
system.l2c.overall_misses::cpu3.inst 403 # number of overall misses
system.l2c.overall_misses::cpu3.data 454 # number of overall misses
system.l2c.overall_misses::total 3428 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu0.inst 21098000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.data 16409000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.inst 21108000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.data 16409000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2.inst 21117000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2.data 16414500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu3.inst 21134000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu3.data 16417000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 150106500 # number of ReadReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu0.data 7252500 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 7251500 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu2.data 7255000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu3.data 7257500 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 29016500 # number of ReadExReq miss cycles
system.l2c.demand_miss_latency::cpu0.inst 21098000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.data 23661500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst 21108000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 23660500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.inst 21117000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.data 23669500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu3.inst 21134000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu3.data 23674500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 179123000 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu0.inst 21098000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.data 23661500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst 21108000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 23660500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.inst 21117000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.data 23669500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu3.inst 21134000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu3.data 23674500 # number of overall miss cycles
system.l2c.overall_miss_latency::total 179123000 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0.inst 463 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.data 324 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.inst 463 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.data 324 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.inst 463 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.data 324 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu3.inst 463 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu3.data 324 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 3148 # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 116 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 116 # number of Writeback accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 139 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 139 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu2.data 139 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu3.data 139 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 556 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.inst 463 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 463 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 463 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 463 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.inst 463 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.data 463 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu3.inst 463 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu3.data 463 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 3704 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 463 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 463 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 463 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 463 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.inst 463 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.data 463 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu3.inst 463 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu3.data 463 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 3704 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0.inst 0.870410 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.data 0.972222 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.inst 0.870410 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.data 0.972222 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.inst 0.870410 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.data 0.972222 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu3.inst 0.870410 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu3.data 0.972222 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 0.912325 # miss rate for ReadReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu2.data 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu3.data 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu0.inst 0.870410 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.980562 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.870410 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.980562 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.inst 0.870410 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.data 0.980562 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu3.inst 0.870410 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu3.data 0.980562 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.925486 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.inst 0.870410 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.980562 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.870410 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.980562 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.inst 0.870410 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.data 0.980562 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu3.inst 0.870410 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu3.data 0.980562 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.925486 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu0.inst 52352.357320 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.data 52092.063492 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.inst 52377.171216 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.data 52092.063492 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2.inst 52399.503722 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2.data 52109.523810 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu3.inst 52441.687345 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu3.data 52117.460317 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 52265.494429 # average ReadReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu0.data 52176.258993 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 52169.064748 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu2.data 52194.244604 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu3.data 52212.230216 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 52187.949640 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu0.inst 52352.357320 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.data 52117.841410 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 52377.171216 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 52115.638767 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.inst 52399.503722 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.data 52135.462555 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu3.inst 52441.687345 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu3.data 52146.475771 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 52252.917153 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.inst 52352.357320 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.data 52117.841410 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 52377.171216 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 52115.638767 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.inst 52399.503722 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.data 52135.462555 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu3.inst 52441.687345 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu3.data 52146.475771 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 52252.917153 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.ReadReq_mshr_misses::cpu0.inst 403 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.data 315 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.inst 403 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.data 315 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2.inst 403 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2.data 315 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu3.inst 403 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu3.data 315 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 2872 # number of ReadReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu0.data 139 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 139 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu2.data 139 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu3.data 139 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 556 # number of ReadExReq MSHR misses
system.l2c.demand_mshr_misses::cpu0.inst 403 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.data 454 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 403 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 454 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.inst 403 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.data 454 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu3.inst 403 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu3.data 454 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 3428 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu0.inst 403 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.data 454 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 403 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 454 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.inst 403 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.data 454 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu3.inst 403 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu3.data 454 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 3428 # number of overall MSHR misses
system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 16120000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.data 12600000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 16166500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.data 12614500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 16197000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2.data 12623000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu3.inst 16264500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu3.data 12630500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 115216000 # number of ReadReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 5561000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 5569000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 5575000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu3.data 5585500 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 22290500 # number of ReadExReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.inst 16120000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.data 18161000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 16166500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 18183500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.inst 16197000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.data 18198000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu3.inst 16264500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu3.data 18216000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 137506500 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.inst 16120000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.data 18161000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 16166500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 18183500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.inst 16197000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.data 18198000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu3.inst 16264500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu3.data 18216000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 137506500 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.870410 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.972222 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.870410 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.972222 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.870410 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.972222 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu3.inst 0.870410 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu3.data 0.972222 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 0.912325 # mshr miss rate for ReadReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 1 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu3.data 1 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu0.inst 0.870410 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.data 0.980562 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.870410 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.980562 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.inst 0.870410 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.data 0.980562 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu3.inst 0.870410 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu3.data 0.980562 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.925486 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu0.inst 0.870410 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.data 0.980562 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.870410 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.980562 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.inst 0.870410 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.data 0.980562 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu3.inst 0.870410 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu3.data 0.980562 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.925486 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 40000 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 40000 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 40115.384615 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 40046.031746 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 40191.066998 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 40073.015873 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.inst 40358.560794 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.data 40096.825397 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total 40116.991643 # average ReadReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 40007.194245 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 40064.748201 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 40107.913669 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3.data 40183.453237 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 40090.827338 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 40000 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.data 40002.202643 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 40115.384615 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 40051.762115 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 40191.066998 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.data 40083.700441 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu3.inst 40358.560794 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu3.data 40123.348018 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 40112.747958 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 40000 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.data 40002.202643 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 40115.384615 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 40051.762115 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 40191.066998 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.data 40083.700441 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu3.inst 40358.560794 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu3.data 40123.348018 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 40112.747958 # average overall mshr miss latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|