1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.000105 # Number of seconds simulated
sim_ticks 104832500 # Number of ticks simulated
final_tick 104832500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 49068 # Simulator instruction rate (inst/s)
host_op_rate 49068 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 4970400 # Simulator tick rate (ticks/s)
host_mem_usage 237836 # Number of bytes of host memory used
host_seconds 21.09 # Real time elapsed on the host
sim_insts 1034907 # Number of instructions simulated
sim_ops 1034907 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu0.inst 22784 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data 10752 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst 5184 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data 1280 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst 192 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data 832 # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst 256 # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data 832 # Number of bytes read from this memory
system.physmem.bytes_read::total 42112 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst 22784 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst 5184 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst 192 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst 256 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 28416 # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst 356 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data 168 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst 81 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data 20 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst 3 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data 13 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst 4 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data 13 # Number of read requests responded to by this memory
system.physmem.num_reads::total 658 # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst 217337181 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data 102563613 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst 49450314 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data 12209954 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst 1831493 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data 7936470 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst 2441991 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data 7936470 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 401707486 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst 217337181 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst 49450314 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst 1831493 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst 2441991 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 271060978 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst 217337181 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data 102563613 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst 49450314 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data 12209954 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst 1831493 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data 7936470 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst 2441991 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data 7936470 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 401707486 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 659 # Total number of read requests seen
system.physmem.writeReqs 0 # Total number of write requests seen
system.physmem.cpureqs 980 # Reqs generatd by CPU via cache - shady
system.physmem.bytesRead 42112 # Total number of bytes read from memory
system.physmem.bytesWritten 0 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 42112 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize()
system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q
system.physmem.neitherReadNorWrite 72 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 50 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 71 # Track reads on a per bank basis
system.physmem.perBankRdReqs::2 36 # Track reads on a per bank basis
system.physmem.perBankRdReqs::3 31 # Track reads on a per bank basis
system.physmem.perBankRdReqs::4 29 # Track reads on a per bank basis
system.physmem.perBankRdReqs::5 23 # Track reads on a per bank basis
system.physmem.perBankRdReqs::6 19 # Track reads on a per bank basis
system.physmem.perBankRdReqs::7 53 # Track reads on a per bank basis
system.physmem.perBankRdReqs::8 54 # Track reads on a per bank basis
system.physmem.perBankRdReqs::9 71 # Track reads on a per bank basis
system.physmem.perBankRdReqs::10 60 # Track reads on a per bank basis
system.physmem.perBankRdReqs::11 5 # Track reads on a per bank basis
system.physmem.perBankRdReqs::12 15 # Track reads on a per bank basis
system.physmem.perBankRdReqs::13 20 # Track reads on a per bank basis
system.physmem.perBankRdReqs::14 78 # Track reads on a per bank basis
system.physmem.perBankRdReqs::15 44 # Track reads on a per bank basis
system.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::2 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::3 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::4 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::5 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::6 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::7 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::8 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::9 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::10 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::11 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::12 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::13 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::14 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis
system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry
system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry
system.physmem.totGap 104804500 # Total gap between requests
system.physmem.readPktSize::0 0 # Categorize read packet sizes
system.physmem.readPktSize::1 0 # Categorize read packet sizes
system.physmem.readPktSize::2 0 # Categorize read packet sizes
system.physmem.readPktSize::3 0 # Categorize read packet sizes
system.physmem.readPktSize::4 0 # Categorize read packet sizes
system.physmem.readPktSize::5 0 # Categorize read packet sizes
system.physmem.readPktSize::6 659 # Categorize read packet sizes
system.physmem.readPktSize::7 0 # Categorize read packet sizes
system.physmem.readPktSize::8 0 # Categorize read packet sizes
system.physmem.writePktSize::0 0 # categorize write packet sizes
system.physmem.writePktSize::1 0 # categorize write packet sizes
system.physmem.writePktSize::2 0 # categorize write packet sizes
system.physmem.writePktSize::3 0 # categorize write packet sizes
system.physmem.writePktSize::4 0 # categorize write packet sizes
system.physmem.writePktSize::5 0 # categorize write packet sizes
system.physmem.writePktSize::6 0 # categorize write packet sizes
system.physmem.writePktSize::7 0 # categorize write packet sizes
system.physmem.writePktSize::8 0 # categorize write packet sizes
system.physmem.neitherpktsize::0 0 # categorize neither packet sizes
system.physmem.neitherpktsize::1 0 # categorize neither packet sizes
system.physmem.neitherpktsize::2 0 # categorize neither packet sizes
system.physmem.neitherpktsize::3 0 # categorize neither packet sizes
system.physmem.neitherpktsize::4 0 # categorize neither packet sizes
system.physmem.neitherpktsize::5 0 # categorize neither packet sizes
system.physmem.neitherpktsize::6 72 # categorize neither packet sizes
system.physmem.neitherpktsize::7 0 # categorize neither packet sizes
system.physmem.neitherpktsize::8 0 # categorize neither packet sizes
system.physmem.rdQLenPdf::0 390 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 195 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 60 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 11 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
system.physmem.totQLat 2976655 # Total cycles spent in queuing delays
system.physmem.totMemAccLat 17750655 # Sum of mem lat for all requests
system.physmem.totBusLat 2636000 # Total cycles spent in databus access
system.physmem.totBankLat 12138000 # Total cycles spent in bank access
system.physmem.avgQLat 4516.93 # Average queueing delay per request
system.physmem.avgBankLat 18418.82 # Average bank access latency per request
system.physmem.avgBusLat 4000.00 # Average bus latency per request
system.physmem.avgMemAccLat 26935.74 # Average memory access latency
system.physmem.avgRdBW 401.71 # Average achieved read bandwidth in MB/s
system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s
system.physmem.avgConsumedRdBW 401.71 # Average consumed read bandwidth in MB/s
system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s
system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s
system.physmem.busUtil 2.51 # Data bus utilization in percentage
system.physmem.avgRdQLen 0.17 # Average read queue length over time
system.physmem.avgWrQLen 0.00 # Average write queue length over time
system.physmem.readRowHits 506 # Number of row buffer hits during reads
system.physmem.writeRowHits 0 # Number of row buffer hits during writes
system.physmem.readRowHitRate 76.78 # Row buffer hit rate for reads
system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
system.physmem.avgGap 159035.66 # Average gap between requests
system.cpu0.workload.num_syscalls 89 # Number of system calls
system.cpu0.numCycles 209666 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.BPredUnit.lookups 82004 # Number of BP lookups
system.cpu0.BPredUnit.condPredicted 79765 # Number of conditional branches predicted
system.cpu0.BPredUnit.condIncorrect 1218 # Number of conditional branches incorrect
system.cpu0.BPredUnit.BTBLookups 79291 # Number of BTB lookups
system.cpu0.BPredUnit.BTBHits 77227 # Number of BTB hits
system.cpu0.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.BPredUnit.usedRAS 516 # Number of times the RAS was used to get a target.
system.cpu0.BPredUnit.RASInCorrect 132 # Number of incorrect RAS predictions.
system.cpu0.fetch.icacheStallCycles 16910 # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts 486703 # Number of instructions fetch has processed
system.cpu0.fetch.Branches 82004 # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches 77743 # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles 159637 # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles 3804 # Number of cycles fetch has spent squashing
system.cpu0.fetch.BlockedCycles 12561 # Number of cycles fetch has spent blocked
system.cpu0.fetch.MiscStallCycles 5 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles 1361 # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines 5871 # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes 483 # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples 192912 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean 2.522928 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev 2.215898 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0 33275 17.25% 17.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1 79042 40.97% 58.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2 584 0.30% 58.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3 987 0.51% 59.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4 454 0.24% 59.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5 75108 38.93% 98.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6 578 0.30% 98.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7 364 0.19% 98.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8 2520 1.31% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total 192912 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate 0.391117 # Number of branch fetches per cycle
system.cpu0.fetch.rate 2.321325 # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles 17503 # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles 14019 # Number of cycles decode is blocked
system.cpu0.decode.RunCycles 158668 # Number of cycles decode is running
system.cpu0.decode.UnblockCycles 284 # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles 2438 # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts 483730 # Number of instructions handled by decode
system.cpu0.rename.SquashCycles 2438 # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles 18159 # Number of cycles rename is idle
system.cpu0.rename.BlockCycles 648 # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles 12784 # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles 158332 # Number of cycles rename is running
system.cpu0.rename.UnblockCycles 551 # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts 480873 # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents 4 # Number of times rename has blocked due to IQ full
system.cpu0.rename.LSQFullEvents 153 # Number of times rename has blocked due to LSQ full
system.cpu0.rename.RenamedOperands 329027 # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups 958899 # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups 958899 # Number of integer rename lookups
system.cpu0.rename.CommittedMaps 315995 # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps 13032 # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts 877 # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts 903 # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts 3595 # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads 153720 # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores 77689 # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads 74928 # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores 74758 # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded 402151 # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded 922 # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued 399553 # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued 132 # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined 10756 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined 9264 # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved 363 # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples 192912 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean 2.071167 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev 1.088883 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0 32280 16.73% 16.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1 4842 2.51% 19.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2 76824 39.82% 59.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3 76328 39.57% 98.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4 1590 0.82% 99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5 686 0.36% 99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6 263 0.14% 99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7 81 0.04% 99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8 18 0.01% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total 192912 # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu 57 25.45% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 25.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead 53 23.66% 49.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite 114 50.89% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu 169105 42.32% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 42.32% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead 153315 38.37% 80.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite 77133 19.30% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total 399553 # Type of FU issued
system.cpu0.iq.rate 1.905664 # Inst issue rate
system.cpu0.iq.fu_busy_cnt 224 # FU busy when requested
system.cpu0.iq.fu_busy_rate 0.000561 # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads 992374 # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes 413873 # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses 397773 # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses 399777 # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses 0 # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads 74515 # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads 2133 # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses 4 # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation 44 # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores 1389 # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked 4 # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles 2438 # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles 389 # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles 34 # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts 478542 # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts 300 # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts 153720 # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts 77689 # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts 806 # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents 35 # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents 44 # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect 327 # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect 1115 # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts 1442 # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts 398478 # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts 152978 # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts 1075 # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp 0 # number of swp insts executed
system.cpu0.iew.exec_nop 75469 # number of nop insts executed
system.cpu0.iew.exec_refs 230010 # number of memory reference insts executed
system.cpu0.iew.exec_branches 79152 # Number of branches executed
system.cpu0.iew.exec_stores 77032 # Number of stores executed
system.cpu0.iew.exec_rate 1.900537 # Inst execution rate
system.cpu0.iew.wb_sent 398087 # cumulative count of insts sent to commit
system.cpu0.iew.wb_count 397773 # cumulative count of insts written-back
system.cpu0.iew.wb_producers 235728 # num instructions producing a value
system.cpu0.iew.wb_consumers 238247 # num instructions consuming a value
system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate 1.897175 # insts written-back per cycle
system.cpu0.iew.wb_fanout 0.989427 # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts 12164 # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls 559 # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts 1218 # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples 190474 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean 2.448334 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev 2.135304 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0 32805 17.22% 17.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1 78740 41.34% 58.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2 2339 1.23% 59.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3 693 0.36% 60.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4 545 0.29% 60.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5 74329 39.02% 99.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6 456 0.24% 99.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7 250 0.13% 99.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8 317 0.17% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total 190474 # Number of insts commited each cycle
system.cpu0.commit.committedInsts 466344 # Number of instructions committed
system.cpu0.commit.committedOps 466344 # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu0.commit.refs 227887 # Number of memory references committed
system.cpu0.commit.loads 151587 # Number of loads committed
system.cpu0.commit.membars 84 # Number of memory barriers committed
system.cpu0.commit.branches 78187 # Number of branches committed
system.cpu0.commit.fp_insts 0 # Number of committed floating point instructions.
system.cpu0.commit.int_insts 314326 # Number of committed integer instructions.
system.cpu0.commit.function_calls 223 # Number of function calls committed.
system.cpu0.commit.bw_lim_events 317 # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads 667504 # The number of ROB reads
system.cpu0.rob.rob_writes 959472 # The number of ROB writes
system.cpu0.timesIdled 316 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles 16754 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts 391341 # Number of Instructions Simulated
system.cpu0.committedOps 391341 # Number of Ops (including micro ops) Simulated
system.cpu0.committedInsts_total 391341 # Number of Instructions Simulated
system.cpu0.cpi 0.535763 # CPI: Cycles Per Instruction
system.cpu0.cpi_total 0.535763 # CPI: Total CPI of All Threads
system.cpu0.ipc 1.866497 # IPC: Instructions Per Cycle
system.cpu0.ipc_total 1.866497 # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads 712766 # number of integer regfile reads
system.cpu0.int_regfile_writes 321389 # number of integer regfile writes
system.cpu0.fp_regfile_reads 192 # number of floating regfile reads
system.cpu0.misc_regfile_reads 231850 # number of misc regfile reads
system.cpu0.misc_regfile_writes 564 # number of misc regfile writes
system.cpu0.icache.replacements 297 # number of replacements
system.cpu0.icache.tagsinuse 245.463196 # Cycle average of tags in use
system.cpu0.icache.total_refs 5129 # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs 587 # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs 8.737649 # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::cpu0.inst 245.463196 # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::cpu0.inst 0.479420 # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total 0.479420 # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::cpu0.inst 5129 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 5129 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 5129 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 5129 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 5129 # number of overall hits
system.cpu0.icache.overall_hits::total 5129 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 742 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 742 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 742 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 742 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 742 # number of overall misses
system.cpu0.icache.overall_misses::total 742 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 25596000 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 25596000 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst 25596000 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 25596000 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst 25596000 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 25596000 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 5871 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 5871 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 5871 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 5871 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 5871 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 5871 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.126384 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total 0.126384 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.126384 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total 0.126384 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.126384 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total 0.126384 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 34495.956873 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 34495.956873 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 34495.956873 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 34495.956873 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 34495.956873 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 34495.956873 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.cache_copies 0 # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 154 # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total 154 # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst 154 # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total 154 # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst 154 # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total 154 # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 588 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 588 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst 588 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 588 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst 588 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 588 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 20466000 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 20466000 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 20466000 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 20466000 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 20466000 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 20466000 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.100153 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.100153 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.100153 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total 0.100153 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.100153 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total 0.100153 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 34806.122449 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 34806.122449 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 34806.122449 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 34806.122449 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 34806.122449 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 34806.122449 # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.dcache.replacements 2 # number of replacements
system.cpu0.dcache.tagsinuse 143.865824 # Cycle average of tags in use
system.cpu0.dcache.total_refs 153562 # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs 170 # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs 903.305882 # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::cpu0.data 143.865824 # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::cpu0.data 0.280988 # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total 0.280988 # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::cpu0.data 77931 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 77931 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 75708 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 75708 # number of WriteReq hits
system.cpu0.dcache.SwapReq_hits::cpu0.data 22 # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total 22 # number of SwapReq hits
system.cpu0.dcache.demand_hits::cpu0.data 153639 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 153639 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 153639 # number of overall hits
system.cpu0.dcache.overall_hits::total 153639 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 471 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 471 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 550 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 550 # number of WriteReq misses
system.cpu0.dcache.SwapReq_misses::cpu0.data 20 # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total 20 # number of SwapReq misses
system.cpu0.dcache.demand_misses::cpu0.data 1021 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 1021 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 1021 # number of overall misses
system.cpu0.dcache.overall_misses::total 1021 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 11085500 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 11085500 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 23032998 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 23032998 # number of WriteReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::cpu0.data 390000 # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 390000 # number of SwapReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 34118498 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 34118498 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 34118498 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 34118498 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 78402 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 78402 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 76258 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 76258 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::cpu0.data 42 # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total 42 # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 154660 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 154660 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 154660 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 154660 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.006007 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total 0.006007 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.007212 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total 0.007212 # miss rate for WriteReq accesses
system.cpu0.dcache.SwapReq_miss_rate::cpu0.data 0.476190 # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total 0.476190 # miss rate for SwapReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.006602 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total 0.006602 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.006602 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total 0.006602 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 23536.093418 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23536.093418 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 41878.178182 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41878.178182 # average WriteReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::cpu0.data 19500 # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 19500 # average SwapReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 33416.746327 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33416.746327 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 33416.746327 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33416.746327 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 196 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 14 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs 14 # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks 1 # number of writebacks
system.cpu0.dcache.writebacks::total 1 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 277 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total 277 # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 384 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total 384 # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data 661 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total 661 # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data 661 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total 661 # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 194 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 194 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 166 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 166 # number of WriteReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::cpu0.data 20 # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total 20 # number of SwapReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data 360 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 360 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data 360 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 360 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 4894000 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 4894000 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 5613000 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 5613000 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::cpu0.data 350000 # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 350000 # number of SwapReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 10507000 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 10507000 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 10507000 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 10507000 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.002474 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.002474 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.002177 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.002177 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::cpu0.data 0.476190 # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total 0.476190 # mshr miss rate for SwapReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.002328 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total 0.002328 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.002328 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total 0.002328 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 25226.804124 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25226.804124 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 33813.253012 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33813.253012 # average WriteReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::cpu0.data 17500 # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 17500 # average SwapReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 29186.111111 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29186.111111 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 29186.111111 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29186.111111 # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.numCycles 174086 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.BPredUnit.lookups 52905 # Number of BP lookups
system.cpu1.BPredUnit.condPredicted 50239 # Number of conditional branches predicted
system.cpu1.BPredUnit.condIncorrect 1268 # Number of conditional branches incorrect
system.cpu1.BPredUnit.BTBLookups 46829 # Number of BTB lookups
system.cpu1.BPredUnit.BTBHits 46139 # Number of BTB hits
system.cpu1.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.BPredUnit.usedRAS 659 # Number of times the RAS was used to get a target.
system.cpu1.BPredUnit.RASInCorrect 232 # Number of incorrect RAS predictions.
system.cpu1.fetch.icacheStallCycles 27344 # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts 297404 # Number of instructions fetch has processed
system.cpu1.fetch.Branches 52905 # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches 46798 # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles 103837 # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles 3694 # Number of cycles fetch has spent squashing
system.cpu1.fetch.BlockedCycles 29303 # Number of cycles fetch has spent blocked
system.cpu1.fetch.MiscStallCycles 5 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles 6120 # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles 727 # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines 18660 # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes 267 # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples 169684 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean 1.752693 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev 2.165174 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0 65847 38.81% 38.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1 52567 30.98% 69.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2 5632 3.32% 73.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3 3204 1.89% 74.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4 655 0.39% 75.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5 36567 21.55% 96.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6 1212 0.71% 97.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7 766 0.45% 98.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8 3234 1.91% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total 169684 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate 0.303902 # Number of branch fetches per cycle
system.cpu1.fetch.rate 1.708374 # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles 31981 # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles 26238 # Number of cycles decode is blocked
system.cpu1.decode.RunCycles 98390 # Number of cycles decode is running
system.cpu1.decode.UnblockCycles 4607 # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles 2348 # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts 293931 # Number of instructions handled by decode
system.cpu1.rename.SquashCycles 2348 # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles 32683 # Number of cycles rename is idle
system.cpu1.rename.BlockCycles 13600 # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles 11856 # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles 94084 # Number of cycles rename is running
system.cpu1.rename.UnblockCycles 8993 # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts 291897 # Number of instructions processed by rename
system.cpu1.rename.LSQFullEvents 40 # Number of times rename has blocked due to LSQ full
system.cpu1.rename.RenamedOperands 205023 # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups 562534 # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups 562534 # Number of integer rename lookups
system.cpu1.rename.CommittedMaps 192188 # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps 12835 # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts 1091 # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts 1214 # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts 11554 # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads 83198 # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores 39823 # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads 39558 # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores 34786 # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded 242793 # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded 5818 # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued 244436 # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued 88 # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined 10755 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined 10381 # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved 573 # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples 169684 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean 1.440537 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev 1.314007 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0 63215 37.25% 37.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1 21011 12.38% 49.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2 39931 23.53% 73.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3 40651 23.96% 97.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4 3306 1.95% 99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5 1205 0.71% 99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6 253 0.15% 99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7 53 0.03% 99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8 59 0.03% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total 169684 # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu 17 5.76% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead 68 23.05% 28.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite 210 71.19% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu 118250 48.38% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 48.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead 87046 35.61% 83.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite 39140 16.01% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total 244436 # Type of FU issued
system.cpu1.iq.rate 1.404111 # Inst issue rate
system.cpu1.iq.fu_busy_cnt 295 # FU busy when requested
system.cpu1.iq.fu_busy_rate 0.001207 # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads 658939 # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes 259411 # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses 242683 # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses 244731 # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses 0 # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads 34550 # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads 2395 # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses 3 # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation 45 # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores 1432 # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles 2348 # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles 954 # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles 69 # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts 289064 # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts 345 # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts 83198 # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts 39823 # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts 1054 # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents 70 # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents 45 # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect 455 # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect 930 # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts 1385 # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts 243277 # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts 82228 # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts 1159 # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp 0 # number of swp insts executed
system.cpu1.iew.exec_nop 40453 # number of nop insts executed
system.cpu1.iew.exec_refs 121292 # number of memory reference insts executed
system.cpu1.iew.exec_branches 49718 # Number of branches executed
system.cpu1.iew.exec_stores 39064 # Number of stores executed
system.cpu1.iew.exec_rate 1.397453 # Inst execution rate
system.cpu1.iew.wb_sent 242950 # cumulative count of insts sent to commit
system.cpu1.iew.wb_count 242683 # cumulative count of insts written-back
system.cpu1.iew.wb_producers 138076 # num instructions producing a value
system.cpu1.iew.wb_consumers 142766 # num instructions consuming a value
system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate 1.394041 # insts written-back per cycle
system.cpu1.iew.wb_fanout 0.967149 # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts 12362 # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls 5245 # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts 1268 # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples 161216 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean 1.716349 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev 2.045856 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0 62245 38.61% 38.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1 47765 29.63% 68.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2 6052 3.75% 71.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3 6179 3.83% 75.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4 1571 0.97% 76.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5 35063 21.75% 98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6 510 0.32% 98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7 1010 0.63% 99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8 821 0.51% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total 161216 # Number of insts commited each cycle
system.cpu1.commit.committedInsts 276703 # Number of instructions committed
system.cpu1.commit.committedOps 276703 # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu1.commit.refs 119194 # Number of memory references committed
system.cpu1.commit.loads 80803 # Number of loads committed
system.cpu1.commit.membars 4532 # Number of memory barriers committed
system.cpu1.commit.branches 48886 # Number of branches committed
system.cpu1.commit.fp_insts 0 # Number of committed floating point instructions.
system.cpu1.commit.int_insts 190203 # Number of committed integer instructions.
system.cpu1.commit.function_calls 322 # Number of function calls committed.
system.cpu1.commit.bw_lim_events 821 # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads 448873 # The number of ROB reads
system.cpu1.rob.rob_writes 580482 # The number of ROB writes
system.cpu1.timesIdled 225 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles 4402 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles 35578 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts 232494 # Number of Instructions Simulated
system.cpu1.committedOps 232494 # Number of Ops (including micro ops) Simulated
system.cpu1.committedInsts_total 232494 # Number of Instructions Simulated
system.cpu1.cpi 0.748776 # CPI: Cycles Per Instruction
system.cpu1.cpi_total 0.748776 # CPI: Total CPI of All Threads
system.cpu1.ipc 1.335512 # IPC: Instructions Per Cycle
system.cpu1.ipc_total 1.335512 # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads 422524 # number of integer regfile reads
system.cpu1.int_regfile_writes 197153 # number of integer regfile writes
system.cpu1.fp_regfile_writes 64 # number of floating regfile writes
system.cpu1.misc_regfile_reads 122878 # number of misc regfile reads
system.cpu1.misc_regfile_writes 648 # number of misc regfile writes
system.cpu1.icache.replacements 317 # number of replacements
system.cpu1.icache.tagsinuse 85.782711 # Cycle average of tags in use
system.cpu1.icache.total_refs 18178 # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs 425 # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs 42.771765 # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::cpu1.inst 85.782711 # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::cpu1.inst 0.167544 # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total 0.167544 # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::cpu1.inst 18178 # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total 18178 # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst 18178 # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total 18178 # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst 18178 # number of overall hits
system.cpu1.icache.overall_hits::total 18178 # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst 482 # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total 482 # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst 482 # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total 482 # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst 482 # number of overall misses
system.cpu1.icache.overall_misses::total 482 # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 9897000 # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 9897000 # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst 9897000 # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 9897000 # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst 9897000 # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 9897000 # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst 18660 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total 18660 # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst 18660 # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total 18660 # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst 18660 # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total 18660 # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.025831 # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total 0.025831 # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst 0.025831 # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total 0.025831 # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst 0.025831 # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total 0.025831 # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 20533.195021 # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20533.195021 # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 20533.195021 # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20533.195021 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 20533.195021 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20533.195021 # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs 44 # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs 1 # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs 44 # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu1.icache.fast_writes 0 # number of fast writes performed
system.cpu1.icache.cache_copies 0 # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 57 # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total 57 # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst 57 # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total 57 # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst 57 # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total 57 # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 425 # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total 425 # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst 425 # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total 425 # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst 425 # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total 425 # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 8054000 # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 8054000 # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 8054000 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 8054000 # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 8054000 # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 8054000 # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.022776 # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.022776 # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.022776 # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total 0.022776 # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.022776 # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total 0.022776 # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 18950.588235 # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18950.588235 # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 18950.588235 # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18950.588235 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 18950.588235 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18950.588235 # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dcache.replacements 0 # number of replacements
system.cpu1.dcache.tagsinuse 27.224520 # Cycle average of tags in use
system.cpu1.dcache.total_refs 44407 # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs 28 # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs 1585.964286 # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::cpu1.data 27.224520 # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::cpu1.data 0.053173 # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total 0.053173 # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::cpu1.data 47255 # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total 47255 # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data 38187 # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total 38187 # number of WriteReq hits
system.cpu1.dcache.SwapReq_hits::cpu1.data 14 # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total 14 # number of SwapReq hits
system.cpu1.dcache.demand_hits::cpu1.data 85442 # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total 85442 # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data 85442 # number of overall hits
system.cpu1.dcache.overall_hits::total 85442 # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data 407 # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total 407 # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data 137 # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total 137 # number of WriteReq misses
system.cpu1.dcache.SwapReq_misses::cpu1.data 53 # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total 53 # number of SwapReq misses
system.cpu1.dcache.demand_misses::cpu1.data 544 # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total 544 # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data 544 # number of overall misses
system.cpu1.dcache.overall_misses::total 544 # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 6159500 # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 6159500 # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 2641000 # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 2641000 # number of WriteReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::cpu1.data 528500 # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 528500 # number of SwapReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data 8800500 # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 8800500 # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data 8800500 # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 8800500 # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data 47662 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total 47662 # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data 38324 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total 38324 # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::cpu1.data 67 # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total 67 # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data 85986 # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total 85986 # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data 85986 # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total 85986 # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.008539 # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total 0.008539 # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.003575 # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total 0.003575 # miss rate for WriteReq accesses
system.cpu1.dcache.SwapReq_miss_rate::cpu1.data 0.791045 # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total 0.791045 # miss rate for SwapReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data 0.006327 # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total 0.006327 # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data 0.006327 # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total 0.006327 # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15133.906634 # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15133.906634 # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 19277.372263 # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 19277.372263 # average WriteReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::cpu1.data 9971.698113 # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 9971.698113 # average SwapReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 16177.389706 # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 16177.389706 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 16177.389706 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 16177.389706 # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes 0 # number of fast writes performed
system.cpu1.dcache.cache_copies 0 # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 252 # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total 252 # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 32 # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total 32 # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data 284 # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total 284 # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data 284 # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total 284 # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 155 # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total 155 # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 105 # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total 105 # number of WriteReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::cpu1.data 53 # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total 53 # number of SwapReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data 260 # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total 260 # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data 260 # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total 260 # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1530000 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1530000 # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1381000 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1381000 # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::cpu1.data 422500 # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 422500 # number of SwapReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 2911000 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 2911000 # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 2911000 # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 2911000 # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.003252 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.003252 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.002740 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.002740 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::cpu1.data 0.791045 # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total 0.791045 # mshr miss rate for SwapReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.003024 # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total 0.003024 # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.003024 # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total 0.003024 # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 9870.967742 # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 9870.967742 # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 13152.380952 # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 13152.380952 # average WriteReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::cpu1.data 7971.698113 # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 7971.698113 # average SwapReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 11196.153846 # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11196.153846 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 11196.153846 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11196.153846 # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu2.numCycles 173761 # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu2.BPredUnit.lookups 43658 # Number of BP lookups
system.cpu2.BPredUnit.condPredicted 40905 # Number of conditional branches predicted
system.cpu2.BPredUnit.condIncorrect 1282 # Number of conditional branches incorrect
system.cpu2.BPredUnit.BTBLookups 37514 # Number of BTB lookups
system.cpu2.BPredUnit.BTBHits 36718 # Number of BTB hits
system.cpu2.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.BPredUnit.usedRAS 654 # Number of times the RAS was used to get a target.
system.cpu2.BPredUnit.RASInCorrect 232 # Number of incorrect RAS predictions.
system.cpu2.fetch.icacheStallCycles 33388 # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts 235313 # Number of instructions fetch has processed
system.cpu2.fetch.Branches 43658 # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches 37372 # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles 88227 # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles 3786 # Number of cycles fetch has spent squashing
system.cpu2.fetch.BlockedCycles 41181 # Number of cycles fetch has spent blocked
system.cpu2.fetch.MiscStallCycles 5 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles 6111 # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles 690 # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines 25041 # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes 268 # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples 172028 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean 1.367876 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev 2.005593 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0 83801 48.71% 48.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1 46271 26.90% 75.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2 8744 5.08% 80.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3 3171 1.84% 82.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4 732 0.43% 82.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5 24119 14.02% 96.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6 1119 0.65% 97.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7 764 0.44% 98.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8 3307 1.92% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total 172028 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate 0.251253 # Number of branch fetches per cycle
system.cpu2.fetch.rate 1.354234 # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles 40935 # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles 35179 # Number of cycles decode is blocked
system.cpu2.decode.RunCycles 79843 # Number of cycles decode is running
system.cpu2.decode.UnblockCycles 7534 # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles 2426 # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts 231751 # Number of instructions handled by decode
system.cpu2.rename.SquashCycles 2426 # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles 41648 # Number of cycles rename is idle
system.cpu2.rename.BlockCycles 22387 # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles 12001 # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles 72579 # Number of cycles rename is running
system.cpu2.rename.UnblockCycles 14876 # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts 229374 # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents 1 # Number of times rename has blocked due to IQ full
system.cpu2.rename.LSQFullEvents 35 # Number of times rename has blocked due to LSQ full
system.cpu2.rename.RenamedOperands 158064 # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups 425055 # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups 425055 # Number of integer rename lookups
system.cpu2.rename.CommittedMaps 145196 # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps 12868 # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts 1106 # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts 1225 # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts 17601 # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads 61347 # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores 27349 # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads 30218 # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores 22307 # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded 186544 # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded 8963 # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued 190992 # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued 109 # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined 11059 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined 10957 # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved 650 # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples 172028 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean 1.110238 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev 1.273778 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0 81447 47.35% 47.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1 30126 17.51% 64.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2 27409 15.93% 80.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3 28202 16.39% 97.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4 3303 1.92% 99.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5 1178 0.68% 99.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6 256 0.15% 99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7 52 0.03% 99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8 55 0.03% 100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total 172028 # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu 11 3.83% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 3.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead 66 23.00% 26.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite 210 73.17% 100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu 96218 50.38% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 50.38% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead 68109 35.66% 86.04% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite 26665 13.96% 100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total 190992 # Type of FU issued
system.cpu2.iq.rate 1.099165 # Inst issue rate
system.cpu2.iq.fu_busy_cnt 287 # FU busy when requested
system.cpu2.iq.fu_busy_rate 0.001503 # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads 554408 # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes 206613 # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses 189211 # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses 191279 # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses 0 # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads 22028 # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads 2518 # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses 3 # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation 47 # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores 1460 # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles 2426 # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles 904 # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles 54 # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts 226591 # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts 328 # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts 61347 # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts 27349 # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts 1066 # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents 54 # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents 47 # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect 465 # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect 929 # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts 1394 # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts 189819 # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts 60231 # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts 1173 # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp 0 # number of swp insts executed
system.cpu2.iew.exec_nop 31084 # number of nop insts executed
system.cpu2.iew.exec_refs 86815 # number of memory reference insts executed
system.cpu2.iew.exec_branches 40244 # Number of branches executed
system.cpu2.iew.exec_stores 26584 # Number of stores executed
system.cpu2.iew.exec_rate 1.092414 # Inst execution rate
system.cpu2.iew.wb_sent 189481 # cumulative count of insts sent to commit
system.cpu2.iew.wb_count 189211 # cumulative count of insts written-back
system.cpu2.iew.wb_producers 103581 # num instructions producing a value
system.cpu2.iew.wb_consumers 108246 # num instructions consuming a value
system.cpu2.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate 1.088915 # insts written-back per cycle
system.cpu2.iew.wb_fanout 0.956904 # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts 12701 # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls 8313 # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts 1282 # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples 163491 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean 1.308145 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev 1.875240 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0 83403 51.01% 51.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1 38322 23.44% 74.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2 6091 3.73% 78.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3 9201 5.63% 83.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4 1555 0.95% 84.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5 22612 13.83% 98.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6 481 0.29% 98.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7 1011 0.62% 99.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8 815 0.50% 100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total 163491 # Number of insts commited each cycle
system.cpu2.commit.committedInsts 213870 # Number of instructions committed
system.cpu2.commit.committedOps 213870 # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu2.commit.refs 84718 # Number of memory references committed
system.cpu2.commit.loads 58829 # Number of loads committed
system.cpu2.commit.membars 7592 # Number of memory barriers committed
system.cpu2.commit.branches 39438 # Number of branches committed
system.cpu2.commit.fp_insts 0 # Number of committed floating point instructions.
system.cpu2.commit.int_insts 146274 # Number of committed integer instructions.
system.cpu2.commit.function_calls 322 # Number of function calls committed.
system.cpu2.commit.bw_lim_events 815 # number cycles where commit BW limit reached
system.cpu2.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu2.rob.rob_reads 388660 # The number of ROB reads
system.cpu2.rob.rob_writes 455572 # The number of ROB writes
system.cpu2.timesIdled 220 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles 1733 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles 35903 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts 176057 # Number of Instructions Simulated
system.cpu2.committedOps 176057 # Number of Ops (including micro ops) Simulated
system.cpu2.committedInsts_total 176057 # Number of Instructions Simulated
system.cpu2.cpi 0.986959 # CPI: Cycles Per Instruction
system.cpu2.cpi_total 0.986959 # CPI: Total CPI of All Threads
system.cpu2.ipc 1.013214 # IPC: Instructions Per Cycle
system.cpu2.ipc_total 1.013214 # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads 319023 # number of integer regfile reads
system.cpu2.int_regfile_writes 150022 # number of integer regfile writes
system.cpu2.fp_regfile_writes 64 # number of floating regfile writes
system.cpu2.misc_regfile_reads 88368 # number of misc regfile reads
system.cpu2.misc_regfile_writes 648 # number of misc regfile writes
system.cpu2.icache.replacements 319 # number of replacements
system.cpu2.icache.tagsinuse 80.119801 # Cycle average of tags in use
system.cpu2.icache.total_refs 24566 # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs 429 # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs 57.263403 # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::cpu2.inst 80.119801 # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::cpu2.inst 0.156484 # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total 0.156484 # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::cpu2.inst 24566 # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total 24566 # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst 24566 # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total 24566 # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst 24566 # number of overall hits
system.cpu2.icache.overall_hits::total 24566 # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst 475 # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total 475 # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst 475 # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total 475 # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst 475 # number of overall misses
system.cpu2.icache.overall_misses::total 475 # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst 6355000 # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total 6355000 # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst 6355000 # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total 6355000 # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst 6355000 # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total 6355000 # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst 25041 # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total 25041 # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst 25041 # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total 25041 # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst 25041 # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total 25041 # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst 0.018969 # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total 0.018969 # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst 0.018969 # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total 0.018969 # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst 0.018969 # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total 0.018969 # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 13378.947368 # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 13378.947368 # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 13378.947368 # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 13378.947368 # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 13378.947368 # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 13378.947368 # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu2.icache.fast_writes 0 # number of fast writes performed
system.cpu2.icache.cache_copies 0 # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst 46 # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total 46 # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst 46 # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total 46 # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst 46 # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total 46 # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst 429 # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total 429 # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst 429 # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total 429 # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst 429 # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total 429 # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst 5129000 # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total 5129000 # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst 5129000 # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total 5129000 # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst 5129000 # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total 5129000 # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.017132 # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total 0.017132 # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst 0.017132 # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total 0.017132 # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst 0.017132 # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total 0.017132 # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 11955.710956 # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 11955.710956 # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 11955.710956 # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 11955.710956 # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 11955.710956 # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 11955.710956 # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu2.dcache.replacements 0 # number of replacements
system.cpu2.dcache.tagsinuse 24.751060 # Cycle average of tags in use
system.cpu2.dcache.total_refs 32016 # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs 29 # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs 1104 # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::cpu2.data 24.751060 # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::cpu2.data 0.048342 # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total 0.048342 # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::cpu2.data 37788 # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total 37788 # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data 25681 # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total 25681 # number of WriteReq hits
system.cpu2.dcache.SwapReq_hits::cpu2.data 16 # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total 16 # number of SwapReq hits
system.cpu2.dcache.demand_hits::cpu2.data 63469 # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total 63469 # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data 63469 # number of overall hits
system.cpu2.dcache.overall_hits::total 63469 # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data 397 # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total 397 # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data 133 # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total 133 # number of WriteReq misses
system.cpu2.dcache.SwapReq_misses::cpu2.data 59 # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total 59 # number of SwapReq misses
system.cpu2.dcache.demand_misses::cpu2.data 530 # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total 530 # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data 530 # number of overall misses
system.cpu2.dcache.overall_misses::total 530 # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data 5134500 # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 5134500 # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data 2352000 # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 2352000 # number of WriteReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::cpu2.data 565000 # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total 565000 # number of SwapReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data 7486500 # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 7486500 # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data 7486500 # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 7486500 # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data 38185 # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total 38185 # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data 25814 # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total 25814 # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::cpu2.data 75 # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total 75 # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data 63999 # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total 63999 # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data 63999 # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total 63999 # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data 0.010397 # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total 0.010397 # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data 0.005152 # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total 0.005152 # miss rate for WriteReq accesses
system.cpu2.dcache.SwapReq_miss_rate::cpu2.data 0.786667 # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total 0.786667 # miss rate for SwapReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data 0.008281 # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total 0.008281 # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data 0.008281 # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total 0.008281 # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 12933.249370 # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 12933.249370 # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 17684.210526 # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 17684.210526 # average WriteReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::cpu2.data 9576.271186 # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 9576.271186 # average SwapReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 14125.471698 # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 14125.471698 # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 14125.471698 # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 14125.471698 # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes 0 # number of fast writes performed
system.cpu2.dcache.cache_copies 0 # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data 227 # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total 227 # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data 32 # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total 32 # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data 259 # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total 259 # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data 259 # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total 259 # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data 170 # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total 170 # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data 101 # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total 101 # number of WriteReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::cpu2.data 59 # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total 59 # number of SwapReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data 271 # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total 271 # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data 271 # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total 271 # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data 1408000 # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1408000 # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data 1144000 # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 1144000 # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::cpu2.data 447000 # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total 447000 # number of SwapReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data 2552000 # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 2552000 # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data 2552000 # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 2552000 # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.004452 # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total 0.004452 # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.003913 # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total 0.003913 # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::cpu2.data 0.786667 # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total 0.786667 # mshr miss rate for SwapReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data 0.004234 # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total 0.004234 # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data 0.004234 # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total 0.004234 # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 8282.352941 # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 8282.352941 # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 11326.732673 # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 11326.732673 # average WriteReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::cpu2.data 7576.271186 # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 7576.271186 # average SwapReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 9416.974170 # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 9416.974170 # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 9416.974170 # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 9416.974170 # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu3.numCycles 173451 # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu3.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu3.BPredUnit.lookups 53689 # Number of BP lookups
system.cpu3.BPredUnit.condPredicted 50963 # Number of conditional branches predicted
system.cpu3.BPredUnit.condIncorrect 1276 # Number of conditional branches incorrect
system.cpu3.BPredUnit.BTBLookups 47522 # Number of BTB lookups
system.cpu3.BPredUnit.BTBHits 46772 # Number of BTB hits
system.cpu3.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.BPredUnit.usedRAS 661 # Number of times the RAS was used to get a target.
system.cpu3.BPredUnit.RASInCorrect 232 # Number of incorrect RAS predictions.
system.cpu3.fetch.icacheStallCycles 27478 # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts 301364 # Number of instructions fetch has processed
system.cpu3.fetch.Branches 53689 # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches 47433 # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles 105433 # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles 3739 # Number of cycles fetch has spent squashing
system.cpu3.fetch.BlockedCycles 29902 # Number of cycles fetch has spent blocked
system.cpu3.fetch.MiscStallCycles 5 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles 6129 # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles 699 # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines 19205 # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes 263 # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples 172033 # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean 1.751780 # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev 2.162655 # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0 66600 38.71% 38.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1 53421 31.05% 69.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2 5840 3.39% 73.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3 3208 1.86% 75.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4 724 0.42% 75.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5 37060 21.54% 96.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6 1114 0.65% 97.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7 769 0.45% 98.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8 3297 1.92% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total 172033 # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate 0.309534 # Number of branch fetches per cycle
system.cpu3.fetch.rate 1.737459 # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles 32330 # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles 26595 # Number of cycles decode is blocked
system.cpu3.decode.RunCycles 99740 # Number of cycles decode is running
system.cpu3.decode.UnblockCycles 4852 # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles 2387 # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts 297875 # Number of instructions handled by decode
system.cpu3.rename.SquashCycles 2387 # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles 33042 # Number of cycles rename is idle
system.cpu3.rename.BlockCycles 14161 # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles 11648 # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles 95160 # Number of cycles rename is running
system.cpu3.rename.UnblockCycles 9506 # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts 295501 # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents 6 # Number of times rename has blocked due to IQ full
system.cpu3.rename.LSQFullEvents 42 # Number of times rename has blocked due to LSQ full
system.cpu3.rename.RenamedOperands 206976 # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups 568781 # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups 568781 # Number of integer rename lookups
system.cpu3.rename.CommittedMaps 194055 # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps 12921 # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts 1094 # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts 1213 # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts 12164 # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads 84323 # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores 40264 # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads 40234 # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores 35231 # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded 245467 # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded 6061 # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued 247268 # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued 84 # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined 10933 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined 10571 # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved 569 # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples 172033 # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean 1.437329 # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev 1.311411 # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0 63997 37.20% 37.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1 21775 12.66% 49.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2 40282 23.42% 73.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3 41064 23.87% 97.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4 3352 1.95% 99.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5 1207 0.70% 99.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6 253 0.15% 99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7 48 0.03% 99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8 55 0.03% 100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total 172033 # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu 11 3.83% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt 0 0.00% 3.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead 66 23.00% 26.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite 210 73.17% 100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu 119306 48.25% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt 0 0.00% 48.25% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead 88375 35.74% 83.99% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite 39587 16.01% 100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total 247268 # Type of FU issued
system.cpu3.iq.rate 1.425578 # Inst issue rate
system.cpu3.iq.fu_busy_cnt 287 # FU busy when requested
system.cpu3.iq.fu_busy_rate 0.001161 # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads 666940 # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes 262506 # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses 245488 # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses 247555 # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses 0 # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads 34962 # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads 2463 # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses 3 # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation 45 # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores 1469 # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles 2387 # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles 786 # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles 47 # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts 292672 # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts 339 # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts 84323 # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts 40264 # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts 1055 # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents 46 # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents 45 # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect 463 # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect 932 # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts 1395 # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts 246092 # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts 83308 # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts 1176 # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp 0 # number of swp insts executed
system.cpu3.iew.exec_nop 41144 # number of nop insts executed
system.cpu3.iew.exec_refs 122814 # number of memory reference insts executed
system.cpu3.iew.exec_branches 50378 # Number of branches executed
system.cpu3.iew.exec_stores 39506 # Number of stores executed
system.cpu3.iew.exec_rate 1.418798 # Inst execution rate
system.cpu3.iew.wb_sent 245754 # cumulative count of insts sent to commit
system.cpu3.iew.wb_count 245488 # cumulative count of insts written-back
system.cpu3.iew.wb_producers 139611 # num instructions producing a value
system.cpu3.iew.wb_consumers 144276 # num instructions consuming a value
system.cpu3.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate 1.415316 # insts written-back per cycle
system.cpu3.iew.wb_fanout 0.967666 # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts 12526 # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls 5492 # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts 1276 # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples 163517 # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean 1.713131 # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev 2.043728 # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0 63246 38.68% 38.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1 48405 29.60% 68.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2 6092 3.73% 72.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3 6399 3.91% 75.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4 1556 0.95% 76.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5 35438 21.67% 98.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6 553 0.34% 98.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7 1016 0.62% 99.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8 812 0.50% 100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total 163517 # Number of insts commited each cycle
system.cpu3.commit.committedInsts 280126 # Number of instructions committed
system.cpu3.commit.committedOps 280126 # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu3.commit.refs 120655 # Number of memory references committed
system.cpu3.commit.loads 81860 # Number of loads committed
system.cpu3.commit.membars 4779 # Number of memory barriers committed
system.cpu3.commit.branches 49541 # Number of branches committed
system.cpu3.commit.fp_insts 0 # Number of committed floating point instructions.
system.cpu3.commit.int_insts 192316 # Number of committed integer instructions.
system.cpu3.commit.function_calls 322 # Number of function calls committed.
system.cpu3.commit.bw_lim_events 812 # number cycles where commit BW limit reached
system.cpu3.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu3.rob.rob_reads 454770 # The number of ROB reads
system.cpu3.rob.rob_writes 587696 # The number of ROB writes
system.cpu3.timesIdled 212 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles 1418 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles 36213 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts 235015 # Number of Instructions Simulated
system.cpu3.committedOps 235015 # Number of Ops (including micro ops) Simulated
system.cpu3.committedInsts_total 235015 # Number of Instructions Simulated
system.cpu3.cpi 0.738042 # CPI: Cycles Per Instruction
system.cpu3.cpi_total 0.738042 # CPI: Total CPI of All Threads
system.cpu3.ipc 1.354936 # IPC: Instructions Per Cycle
system.cpu3.ipc_total 1.354936 # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads 427046 # number of integer regfile reads
system.cpu3.int_regfile_writes 198986 # number of integer regfile writes
system.cpu3.fp_regfile_writes 64 # number of floating regfile writes
system.cpu3.misc_regfile_reads 124374 # number of misc regfile reads
system.cpu3.misc_regfile_writes 648 # number of misc regfile writes
system.cpu3.icache.replacements 318 # number of replacements
system.cpu3.icache.tagsinuse 83.494084 # Cycle average of tags in use
system.cpu3.icache.total_refs 18731 # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs 428 # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs 43.764019 # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::cpu3.inst 83.494084 # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::cpu3.inst 0.163074 # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total 0.163074 # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::cpu3.inst 18731 # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total 18731 # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst 18731 # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total 18731 # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst 18731 # number of overall hits
system.cpu3.icache.overall_hits::total 18731 # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst 474 # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total 474 # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst 474 # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total 474 # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst 474 # number of overall misses
system.cpu3.icache.overall_misses::total 474 # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst 6189500 # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 6189500 # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst 6189500 # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 6189500 # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst 6189500 # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 6189500 # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst 19205 # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total 19205 # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst 19205 # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total 19205 # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst 19205 # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total 19205 # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst 0.024681 # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total 0.024681 # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst 0.024681 # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total 0.024681 # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst 0.024681 # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total 0.024681 # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 13058.016878 # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13058.016878 # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 13058.016878 # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13058.016878 # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 13058.016878 # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13058.016878 # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu3.icache.fast_writes 0 # number of fast writes performed
system.cpu3.icache.cache_copies 0 # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst 46 # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total 46 # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst 46 # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total 46 # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst 46 # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total 46 # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst 428 # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total 428 # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst 428 # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total 428 # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst 428 # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total 428 # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst 4969500 # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 4969500 # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst 4969500 # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 4969500 # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst 4969500 # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 4969500 # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst 0.022286 # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total 0.022286 # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst 0.022286 # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total 0.022286 # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst 0.022286 # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total 0.022286 # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 11610.981308 # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 11610.981308 # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 11610.981308 # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 11610.981308 # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 11610.981308 # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 11610.981308 # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu3.dcache.replacements 0 # number of replacements
system.cpu3.dcache.tagsinuse 25.854191 # Cycle average of tags in use
system.cpu3.dcache.total_refs 44812 # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs 28 # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs 1600.428571 # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::cpu3.data 25.854191 # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::cpu3.data 0.050496 # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total 0.050496 # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::cpu3.data 47902 # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total 47902 # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data 38586 # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total 38586 # number of WriteReq hits
system.cpu3.dcache.SwapReq_hits::cpu3.data 11 # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total 11 # number of SwapReq hits
system.cpu3.dcache.demand_hits::cpu3.data 86488 # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total 86488 # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data 86488 # number of overall hits
system.cpu3.dcache.overall_hits::total 86488 # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data 426 # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total 426 # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data 142 # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total 142 # number of WriteReq misses
system.cpu3.dcache.SwapReq_misses::cpu3.data 56 # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total 56 # number of SwapReq misses
system.cpu3.dcache.demand_misses::cpu3.data 568 # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total 568 # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data 568 # number of overall misses
system.cpu3.dcache.overall_misses::total 568 # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data 5341000 # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 5341000 # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data 2325000 # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 2325000 # number of WriteReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::cpu3.data 555000 # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total 555000 # number of SwapReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data 7666000 # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 7666000 # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data 7666000 # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 7666000 # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data 48328 # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total 48328 # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data 38728 # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total 38728 # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::cpu3.data 67 # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total 67 # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data 87056 # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total 87056 # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data 87056 # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total 87056 # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data 0.008815 # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total 0.008815 # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data 0.003667 # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total 0.003667 # miss rate for WriteReq accesses
system.cpu3.dcache.SwapReq_miss_rate::cpu3.data 0.835821 # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total 0.835821 # miss rate for SwapReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data 0.006525 # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total 0.006525 # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data 0.006525 # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total 0.006525 # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 12537.558685 # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 12537.558685 # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 16373.239437 # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 16373.239437 # average WriteReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::cpu3.data 9910.714286 # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 9910.714286 # average SwapReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 13496.478873 # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 13496.478873 # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 13496.478873 # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 13496.478873 # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes 0 # number of fast writes performed
system.cpu3.dcache.cache_copies 0 # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data 273 # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total 273 # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data 33 # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total 33 # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data 306 # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total 306 # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data 306 # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total 306 # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data 153 # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total 153 # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data 109 # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total 109 # number of WriteReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::cpu3.data 56 # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total 56 # number of SwapReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data 262 # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total 262 # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data 262 # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total 262 # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data 1264000 # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1264000 # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data 1158000 # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 1158000 # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::cpu3.data 443000 # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total 443000 # number of SwapReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data 2422000 # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 2422000 # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data 2422000 # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 2422000 # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data 0.003166 # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total 0.003166 # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data 0.002815 # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total 0.002815 # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::cpu3.data 0.835821 # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total 0.835821 # mshr miss rate for SwapReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data 0.003010 # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total 0.003010 # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data 0.003010 # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total 0.003010 # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 8261.437908 # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 8261.437908 # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 10623.853211 # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 10623.853211 # average WriteReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::cpu3.data 7910.714286 # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 7910.714286 # average SwapReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 9244.274809 # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 9244.274809 # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 9244.274809 # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 9244.274809 # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.l2c.replacements 0 # number of replacements
system.l2c.tagsinuse 425.291959 # Cycle average of tags in use
system.l2c.total_refs 1448 # Total number of references to valid blocks.
system.l2c.sampled_refs 525 # Sample count of references to valid blocks.
system.l2c.avg_refs 2.758095 # Average number of references to valid blocks.
system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.l2c.occ_blocks::writebacks 0.828889 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.inst 289.887816 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu0.data 59.267955 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.inst 63.508377 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu1.data 5.639601 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu2.inst 2.310233 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu2.data 0.728238 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu3.inst 2.354132 # Average occupied blocks per requestor
system.l2c.occ_blocks::cpu3.data 0.766718 # Average occupied blocks per requestor
system.l2c.occ_percent::writebacks 0.000013 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.inst 0.004423 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu0.data 0.000904 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.inst 0.000969 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu1.data 0.000086 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu2.inst 0.000035 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu2.data 0.000011 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu3.inst 0.000036 # Average percentage of cache occupancy
system.l2c.occ_percent::cpu3.data 0.000012 # Average percentage of cache occupancy
system.l2c.occ_percent::total 0.006489 # Average percentage of cache occupancy
system.l2c.ReadReq_hits::cpu0.inst 229 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.data 5 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.inst 342 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.data 5 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.inst 421 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.data 11 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu3.inst 424 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu3.data 11 # number of ReadReq hits
system.l2c.ReadReq_hits::total 1448 # number of ReadReq hits
system.l2c.Writeback_hits::writebacks 1 # number of Writeback hits
system.l2c.Writeback_hits::total 1 # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu0.data 3 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 3 # number of UpgradeReq hits
system.l2c.demand_hits::cpu0.inst 229 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 5 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 342 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 5 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.inst 421 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.data 11 # number of demand (read+write) hits
system.l2c.demand_hits::cpu3.inst 424 # number of demand (read+write) hits
system.l2c.demand_hits::cpu3.data 11 # number of demand (read+write) hits
system.l2c.demand_hits::total 1448 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.inst 229 # number of overall hits
system.l2c.overall_hits::cpu0.data 5 # number of overall hits
system.l2c.overall_hits::cpu1.inst 342 # number of overall hits
system.l2c.overall_hits::cpu1.data 5 # number of overall hits
system.l2c.overall_hits::cpu2.inst 421 # number of overall hits
system.l2c.overall_hits::cpu2.data 11 # number of overall hits
system.l2c.overall_hits::cpu3.inst 424 # number of overall hits
system.l2c.overall_hits::cpu3.data 11 # number of overall hits
system.l2c.overall_hits::total 1448 # number of overall hits
system.l2c.ReadReq_misses::cpu0.inst 359 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.data 74 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.inst 83 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.data 7 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.inst 8 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.data 1 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu3.inst 4 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu3.data 1 # number of ReadReq misses
system.l2c.ReadReq_misses::total 537 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu0.data 19 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data 18 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu2.data 15 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu3.data 20 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 72 # number of UpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 94 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 13 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu2.data 12 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu3.data 12 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 131 # number of ReadExReq misses
system.l2c.demand_misses::cpu0.inst 359 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 168 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 83 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 20 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.inst 8 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.data 13 # number of demand (read+write) misses
system.l2c.demand_misses::cpu3.inst 4 # number of demand (read+write) misses
system.l2c.demand_misses::cpu3.data 13 # number of demand (read+write) misses
system.l2c.demand_misses::total 668 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.inst 359 # number of overall misses
system.l2c.overall_misses::cpu0.data 168 # number of overall misses
system.l2c.overall_misses::cpu1.inst 83 # number of overall misses
system.l2c.overall_misses::cpu1.data 20 # number of overall misses
system.l2c.overall_misses::cpu2.inst 8 # number of overall misses
system.l2c.overall_misses::cpu2.data 13 # number of overall misses
system.l2c.overall_misses::cpu3.inst 4 # number of overall misses
system.l2c.overall_misses::cpu3.data 13 # number of overall misses
system.l2c.overall_misses::total 668 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu0.inst 17552500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.data 4069000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.inst 4145500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.data 381000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2.inst 395000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2.data 68500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu3.inst 232000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu3.data 68500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 26912000 # number of ReadReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu0.data 5008000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 878500 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu2.data 701000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu3.data 660000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 7247500 # number of ReadExReq miss cycles
system.l2c.demand_miss_latency::cpu0.inst 17552500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.data 9077000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst 4145500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 1259500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.inst 395000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.data 769500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu3.inst 232000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu3.data 728500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 34159500 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu0.inst 17552500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.data 9077000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst 4145500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 1259500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.inst 395000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.data 769500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu3.inst 232000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu3.data 728500 # number of overall miss cycles
system.l2c.overall_miss_latency::total 34159500 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0.inst 588 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.data 79 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.inst 425 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.data 12 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.inst 429 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.data 12 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu3.inst 428 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu3.data 12 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 1985 # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 1 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 1 # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 22 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 18 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu2.data 15 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu3.data 20 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 75 # number of UpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 94 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 13 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu2.data 12 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu3.data 12 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 131 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.inst 588 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 173 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 425 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 25 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.inst 429 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.data 24 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu3.inst 428 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu3.data 24 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 2116 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 588 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 173 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 425 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 25 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.inst 429 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.data 24 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu3.inst 428 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu3.data 24 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 2116 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0.inst 0.610544 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.data 0.936709 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.inst 0.195294 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.data 0.583333 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.inst 0.018648 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.data 0.083333 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu3.inst 0.009346 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu3.data 0.083333 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 0.270529 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.863636 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 1 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu2.data 1 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu3.data 1 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.960000 # miss rate for UpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu2.data 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu3.data 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu0.inst 0.610544 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.971098 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.195294 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.800000 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.inst 0.018648 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.data 0.541667 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu3.inst 0.009346 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu3.data 0.541667 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.315690 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.inst 0.610544 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.971098 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.195294 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.800000 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.inst 0.018648 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.data 0.541667 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu3.inst 0.009346 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu3.data 0.541667 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.315690 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu0.inst 48892.757660 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.data 54986.486486 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.inst 49945.783133 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.data 54428.571429 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2.inst 49375 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2.data 68500 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu3.inst 58000 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu3.data 68500 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 50115.456238 # average ReadReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu0.data 53276.595745 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 67576.923077 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu2.data 58416.666667 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu3.data 55000 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 55324.427481 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu0.inst 48892.757660 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.data 54029.761905 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 49945.783133 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 62975 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.inst 49375 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.data 59192.307692 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu3.inst 58000 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu3.data 56038.461538 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 51136.976048 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.inst 48892.757660 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.data 54029.761905 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 49945.783133 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 62975 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.inst 49375 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.data 59192.307692 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu3.inst 58000 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu3.data 56038.461538 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 51136.976048 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.ReadReq_mshr_hits::cpu0.inst 2 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu1.inst 2 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu2.inst 5 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::total 9 # number of ReadReq MSHR hits
system.l2c.demand_mshr_hits::cpu0.inst 2 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu1.inst 2 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu2.inst 5 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total 9 # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu0.inst 2 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu1.inst 2 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu2.inst 5 # number of overall MSHR hits
system.l2c.overall_mshr_hits::total 9 # number of overall MSHR hits
system.l2c.ReadReq_mshr_misses::cpu0.inst 357 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.data 74 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.inst 81 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.data 7 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2.inst 3 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2.data 1 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu3.inst 4 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu3.data 1 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 528 # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu0.data 19 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data 18 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu2.data 15 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu3.data 20 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 72 # number of UpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu0.data 94 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 13 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu2.data 12 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu3.data 12 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 131 # number of ReadExReq MSHR misses
system.l2c.demand_mshr_misses::cpu0.inst 357 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.data 168 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 81 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 20 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.inst 3 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.data 13 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu3.inst 4 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu3.data 13 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 659 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu0.inst 357 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.data 168 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 81 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 20 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.inst 3 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.data 13 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu3.inst 4 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu3.data 13 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 659 # number of overall MSHR misses
system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 13005059 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.data 3150576 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 3026126 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.data 293010 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 103002 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2.data 56002 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu3.inst 180507 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu3.data 56002 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 19870284 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 193013 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 181515 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 153009 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu3.data 200519 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 728056 # number of UpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 3834610 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 717513 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 550018 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu3.data 510018 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 5612159 # number of ReadExReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.inst 13005059 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.data 6985186 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 3026126 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 1010523 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.inst 103002 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.data 606020 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu3.inst 180507 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu3.data 566020 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 25482443 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.inst 13005059 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.data 6985186 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 3026126 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 1010523 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.inst 103002 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.data 606020 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu3.inst 180507 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu3.data 566020 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 25482443 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.607143 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.936709 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.190588 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.583333 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.006993 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.083333 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu3.inst 0.009346 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu3.data 0.083333 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 0.265995 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.863636 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 1 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu3.data 1 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.960000 # mshr miss rate for UpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 1 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu3.data 1 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu0.inst 0.607143 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.data 0.971098 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.190588 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.800000 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.inst 0.006993 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.data 0.541667 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu3.inst 0.009346 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu3.data 0.541667 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.311437 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu0.inst 0.607143 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.data 0.971098 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.190588 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.800000 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.inst 0.006993 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.data 0.541667 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu3.inst 0.009346 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu3.data 0.541667 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.311437 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 36428.736695 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 42575.351351 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 37359.580247 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 41858.571429 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 34334 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 56002 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.inst 45126.750000 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.data 56002 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total 37633.113636 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10158.578947 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10084.166667 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 10200.600000 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu3.data 10025.950000 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10111.888889 # average UpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 40793.723404 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 55193.307692 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 45834.833333 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3.data 42501.500000 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 42840.908397 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 36428.736695 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.data 41578.488095 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 37359.580247 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 50526.150000 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 34334 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.data 46616.923077 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu3.inst 45126.750000 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu3.data 43540 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 38668.350531 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 36428.736695 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.data 41578.488095 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 37359.580247 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 50526.150000 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 34334 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.data 46616.923077 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu3.inst 45126.750000 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu3.data 43540 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 38668.350531 # average overall mshr miss latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|