summaryrefslogtreecommitdiff
path: root/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby-MESI_CMP_directory/stats.txt
blob: c7afc7b3aca2e56d28bec7afac722d7a328c6aa3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.022495                       # Number of seconds simulated
sim_ticks                                    22495354                       # Number of ticks simulated
final_tick                                   22495354                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                   1000000000                       # Frequency of simulated ticks
host_tick_rate                                 256726                       # Simulator tick rate (ticks/s)
host_mem_usage                                 370452                       # Number of bytes of host memory used
host_seconds                                    87.62                       # Real time elapsed on the host
system.cpu0.num_reads                           99326                       # number of read accesses completed
system.cpu0.num_writes                          53132                       # number of write accesses completed
system.cpu0.num_copies                              0                       # number of copy accesses completed
system.cpu1.num_reads                           99634                       # number of read accesses completed
system.cpu1.num_writes                          53798                       # number of write accesses completed
system.cpu1.num_copies                              0                       # number of copy accesses completed
system.cpu2.num_reads                           99031                       # number of read accesses completed
system.cpu2.num_writes                          53441                       # number of write accesses completed
system.cpu2.num_copies                              0                       # number of copy accesses completed
system.cpu3.num_reads                          100000                       # number of read accesses completed
system.cpu3.num_writes                          53763                       # number of write accesses completed
system.cpu3.num_copies                              0                       # number of copy accesses completed
system.cpu4.num_reads                           98726                       # number of read accesses completed
system.cpu4.num_writes                          53438                       # number of write accesses completed
system.cpu4.num_copies                              0                       # number of copy accesses completed
system.cpu5.num_reads                           99955                       # number of read accesses completed
system.cpu5.num_writes                          53794                       # number of write accesses completed
system.cpu5.num_copies                              0                       # number of copy accesses completed
system.cpu6.num_reads                           99893                       # number of read accesses completed
system.cpu6.num_writes                          53796                       # number of write accesses completed
system.cpu6.num_copies                              0                       # number of copy accesses completed
system.cpu7.num_reads                           99993                       # number of read accesses completed
system.cpu7.num_writes                          53567                       # number of write accesses completed
system.cpu7.num_copies                              0                       # number of copy accesses completed

---------- End Simulation Statistics   ----------