summaryrefslogtreecommitdiff
path: root/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MESI_CMP_directory/stats.txt
blob: 618fbf540a963c6a06eff063736006613865a477 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000318                       # Number of seconds simulated
sim_ticks                                      318321                       # Number of ticks simulated
final_tick                                     318321                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                   1000000000                       # Frequency of simulated ticks
host_tick_rate                                1505639                       # Simulator tick rate (ticks/s)
host_mem_usage                                 260768                       # Number of bytes of host memory used
host_seconds                                     0.21                       # Real time elapsed on the host
system.l1_cntrl0.L1DcacheMemory.num_data_array_reads            0                       # number of data array reads
system.l1_cntrl0.L1DcacheMemory.num_data_array_writes            0                       # number of data array writes
system.l1_cntrl0.L1DcacheMemory.num_tag_array_reads            0                       # number of tag array reads
system.l1_cntrl0.L1DcacheMemory.num_tag_array_writes            0                       # number of tag array writes
system.l1_cntrl0.L1DcacheMemory.num_tag_array_stalls            0                       # number of stalls caused by tag array
system.l1_cntrl0.L1DcacheMemory.num_data_array_stalls            0                       # number of stalls caused by data array
system.l1_cntrl0.L1IcacheMemory.num_data_array_reads            0                       # number of data array reads
system.l1_cntrl0.L1IcacheMemory.num_data_array_writes            0                       # number of data array writes
system.l1_cntrl0.L1IcacheMemory.num_tag_array_reads            0                       # number of tag array reads
system.l1_cntrl0.L1IcacheMemory.num_tag_array_writes            0                       # number of tag array writes
system.l1_cntrl0.L1IcacheMemory.num_tag_array_stalls            0                       # number of stalls caused by tag array
system.l1_cntrl0.L1IcacheMemory.num_data_array_stalls            0                       # number of stalls caused by data array
system.l2_cntrl0.L2cacheMemory.num_data_array_reads            0                       # number of data array reads
system.l2_cntrl0.L2cacheMemory.num_data_array_writes            0                       # number of data array writes
system.l2_cntrl0.L2cacheMemory.num_tag_array_reads            0                       # number of tag array reads
system.l2_cntrl0.L2cacheMemory.num_tag_array_writes            0                       # number of tag array writes
system.l2_cntrl0.L2cacheMemory.num_tag_array_stalls            0                       # number of stalls caused by tag array
system.l2_cntrl0.L2cacheMemory.num_data_array_stalls            0                       # number of stalls caused by data array

---------- End Simulation Statistics   ----------