summaryrefslogtreecommitdiff
path: root/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_CMP_directory/stats.txt
blob: 18d6ea72e5083984ddc0b9bfe6e3125903066e19 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000327                       # Number of seconds simulated
sim_ticks                                      327361                       # Number of ticks simulated
final_tick                                     327361                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                   1000000000                       # Frequency of simulated ticks
host_tick_rate                                 517762                       # Simulator tick rate (ticks/s)
host_mem_usage                                 149964                       # Number of bytes of host memory used
host_seconds                                     0.63                       # Real time elapsed on the host
system.ruby.l2_cntrl0.L2cache.demand_hits           53                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          855                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses          908                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits           78                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses          852                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses          930                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses           56                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses           56                       # Number of cache demand accesses

---------- End Simulation Statistics   ----------