summaryrefslogtreecommitdiff
path: root/tests/quick/se/70.tgen/ref/null/none/tgen-dram-ctrl/simout
blob: 8a847077ce6cf26714dd5f04c97d0e4c2c9c0ed5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
Redirecting stdout to build/NULL/tests/opt/quick/se/70.tgen/null/none/tgen-dram-ctrl/simout
Redirecting stderr to build/NULL/tests/opt/quick/se/70.tgen/null/none/tgen-dram-ctrl/simerr
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 compiled Nov 15 2015 14:58:33
gem5 started Nov 15 2015 14:58:46
gem5 executing on ribera.cs.wisc.edu, pid 5049
command line: build/NULL/gem5.opt -d build/NULL/tests/opt/quick/se/70.tgen/null/none/tgen-dram-ctrl -re /scratch/nilay/GEM5/gem5/tests/run.py build/NULL/tests/opt/quick/se/70.tgen/null/none/tgen-dram-ctrl

Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0.  Starting simulation...
Exiting @ tick 100000000000 because simulate() limit reached