summaryrefslogtreecommitdiff
path: root/tests/quick/se/70.tgen/ref/null/none/tgen-dram-ctrl/simout
blob: 7caa3525ab10c9a14c8331d3f6aa6add7e744d97 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
Redirecting stdout to build/NULL/tests/opt/quick/se/70.tgen/null/none/tgen-dram-ctrl/simout
Redirecting stderr to build/NULL/tests/opt/quick/se/70.tgen/null/none/tgen-dram-ctrl/simerr
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 compiled Nov 15 2017 18:28:23
gem5 started Nov 15 2017 18:28:28
gem5 executing on e108600-lin, pid 19888
command line: /work/andsan01/outgoing/gem5/build/NULL/gem5.opt -d build/NULL/tests/opt/quick/se/70.tgen/null/none/tgen-dram-ctrl --stats-file 'text://stats.txt?desc=False' -re /work/andsan01/outgoing/gem5/tests/testing/../run.py quick/se/70.tgen/null/none/tgen-dram-ctrl

Global frequency set at 1000000000000 ticks per second
Exiting @ tick 100000000000 because simulate() limit reached