summaryrefslogtreecommitdiff
path: root/tests/quick/se/70.tgen/ref/null/none/tgen-dram-ctrl/simout
blob: 160888b39809ba3f71aaeae8af1b99bf5085c8e8 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
Redirecting stdout to build/NULL/tests/opt/quick/se/70.tgen/null/none/tgen-dram-ctrl/simout
Redirecting stderr to build/NULL/tests/opt/quick/se/70.tgen/null/none/tgen-dram-ctrl/simerr
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 compiled Oct 13 2016 20:37:50
gem5 started Oct 13 2016 20:38:05
gem5 executing on e108600-lin, pid 342
command line: /work/curdun01/gem5-external.hg/build/NULL/gem5.opt -d build/NULL/tests/opt/quick/se/70.tgen/null/none/tgen-dram-ctrl -re /work/curdun01/gem5-external.hg/tests/testing/../run.py quick/se/70.tgen/null/none/tgen-dram-ctrl

Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0.  Starting simulation...
Exiting @ tick 100000000000 because simulate() limit reached