summaryrefslogtreecommitdiff
path: root/tests/quick/se/70.tgen/ref/null/none/tgen-simple-mem/simout
blob: 01f1d48fb77871b9aea80f35bb30eee6772798c2 (plain)
1
2
3
4
5
6
7
8
9
10
11
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 compiled Jun 17 2015 08:02:53
gem5 started Jun 17 2015 09:01:31
gem5 executing on e104799-lin
command line: build/NULL/gem5.opt -d build/NULL/tests/opt/quick/se/70.tgen/null/none/tgen-simple-mem -re /work/gem5/outgoing/gem5_2/tests/run.py build/NULL/tests/opt/quick/se/70.tgen/null/none/tgen-simple-mem

Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0.  Starting simulation...
Exiting @ tick 100000000000 because simulate() limit reached